B.E: Electronics & Communication Engineering

Program Outcomes (POs)

At the end of the B.E program, students are expected to have developed the following outcomes.

- 1. **Engineering Knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialisation to the solution of complex engineering problems.
- 2. **Problem analysis:** Identify, formulate, research literature, and analyse complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- 3. **Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **Modern Tool Usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modelling to complex engineering activities with an understanding of the limitations.
- 6. **The Engineer and Society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal, and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. **Environment and Sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of need for sustainable development.
- 8. **Ethics :** Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **Individual and Team Work:** Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10. **Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- 11. **Project Management and Finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12. Life-long learning: Recognise the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change

Program Specific Outcomes (PSOs)

At the end of the B.E Electronics & Communication Engineering program, students are expected to have developed the following program specific outcomes.

- PSO1: Specify, design, build and test analog, digital and embedded systems for signal processing
- PSO2: Understand and architect wired and wireless analog and digital communication systems as per specifications, and determine their performance.

<u>Note</u>

- 1. The Course Outcomes and RBT levels indicated for each course in the syllabus are indicative/suggestive. The faculty can set them appropriately according to their lesson plan.
- 2. The Question Paper format for the theory courses is as follows:

Question Paper Pattern for Theory Courses (2017 Scheme):

- The question paper will have TEN questions.
- Each full question carries 20 marks.
- There will be two full questions (with a maximum of Four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- Students will have to answer 5 full questions, selecting one full question from each module.

SCHEME OF TEACHING AND EXAMINATION B.E Electronics & Communication Engineering / Telecommunication Engineering (Common to Electronics & Communication and Telecommunication Engineering)

III SEMESTER

| SI. | | | Teaching | Teaching | Hours /Week | | Exami | nation | | Credits |
|-----|---------------|--|------------|--------------------------|----------------------------|----------------------|--------------|--------------|----------------|---------|
| No | Course Code | Title | Department | Theory | Practical/ Drawing | Duration in hours | SEE Marks | CIE Marks | Total Marks | |
| 1 | 17MAT31 | Engineering Mathematics –III* | Maths | 04 | | 03 | 60 | 40 | 100 | 4 |
| 2 | 17EC32 | Electronic Instrumentation | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 3 | 17EC33 | Analog Electronics | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 4 | 17EC34 | Digital Electronics | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 5 | 17EC35 | Network Analysis | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 6 | 17EC36 | Engineering Electromagnetics | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 7 | 17ECL37 | Analog Electronics Lab | EC | 01-Hour In 02-Hour Pr | | 03 | 60 | 40 | 100 | 2 |
| 8 | 17ECL38 | Digital Electronics Lab | EC | 01-Hour In 02-Hour Pr | | 03 | 60 | 40 | 100 | 2 |
| 9 | 17KL/CPH39/49 | Kannada/Constitution of India, Professional Ethics and Human Rights | Humanities | 01 | | 01 | 30 | 20 | 50 | 01 |
| | | TOTAL | | | y: 24hours al: 06 hours | 25 | 510 | 340 | 850 | 28 |

1.Kannada/Constitution of India, Professional Ethics and Human Rights: 50 % of the programs of the Institution have to teach Kannada/Constitution of India, Professional Ethics and Human Rights in cycle based concept during III and IV semesters.

2. Audit Course:

(i) *All lateral entry students (except B.Sc candidates) have to register for Additional Mathematics – I, which is 03 contact hours per week.

| 1 | 17MATDIP31 | Additional Mathematics –I | Maths | 03 | | 03 | 60 | | 60 | | |
|---|------------|---------------------------|-------|----|--|----|----|--|----|--|--|
|---|------------|---------------------------|-------|----|--|----|----|--|----|--|--|

(ii) Language English (Audit Course) be compulsorily studied by all lateral entry students (except B.Sc candidates)

B.E Electronics & Communication Engineering / Telecommunication Engineering (Common to Electronics & Communication and Telecommunication Engineering)

| ~ | | | Teaching | Teaching I | Hours /Week | | Examinat | tion | | Credits |
|-----------|---------------|---|------------|------------------------------|-----------------------|----------------------|--------------|--------------|----------------|---------|
| SI. No | Course Code | Title | Department | Theory | Practical/ Drawing | Duration in hours | SEE Marks | CIE Marks | Total Marks | |
| 1 | 17MAT41 | Engineering Mathematics –IV* | Maths | 04 | | 03 | 60 | 40 | 100 | 4 |
| 2 | 17EC42 | Signals and Systems | EC | CC 04 | | 03 | 60 | 40 | 100 | 4 |
| 3 | 17EC43 | Control Systems | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 4 | 17EC44 | Principles of Communication Systems | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 5 | 17EC45 | Linear Integrated Circuits | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 6 | 17EC46 | Microprocessor | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 7 | 17ECL47 | Microprocessor Lab | EC | 01-Hour Inst 02-Hour Prac | | 03 | 60 | 40 | 100 | 2 |
| 8 | 17ECL48 | Linear ICs and Communication Lab | EC | 01-Hour Inst 02-Hour Prac | | 03 | 60 | 40 | 100 | 2 |
| 9 | 17KL/CPH39/49 | Kannada/Constitution of India, Professional Ethics and Human Rights | Humanities | 01 | | 01 | 30 | 20 | 50 | 01 |
| | | TOTAL | | Theory: 24 Practical: 0 | 4hours 6 hours | 25 | 510 | 340 | 850 | 28 |

IV SEMESTER

1. Kannada/Constitution of India, Professional Ethics and Human Rights: 50 % of the programs of the Institution have to teach Kannada/Constitution of India, Professional Ethics and Human Rights in cycle based concept during III and IV semesters.

2.Audit Course:

(i) *All lateral entry students (except B.Sc candidates) have to register for Additional Mathematics – II, which is 03 contact hours per week.

| 1 | 17MATDIP41 | Additional Mathematics –II | Maths | 03 | | 03 | 60 | | 60 | | |
|---|------------|----------------------------|-------|----|--|----|----|--|----|--|--|
|---|------------|----------------------------|-------|----|--|----|----|--|----|--|--|

(ii) Language English (Audit Course) be compulsorily studied by all lateral entry students (except B.Sc candidates)

B.E.: Electronics & Communication Engineering

| VS | EMESTER | | | | 8 | 8 | | | | |
|-----|-------------|---|------------------------|--------------------|--------------------------|----------------------|-----------|--------------|----------------|---------|
| SI. | | Title | Teaching Department | Teaching /Week | g Hours | Examination | | | | Credits |
| No | Course Code | | | Theory | Practical/ Drawing | Duration in hours | SEE Marks | CIE Marks | Total Marks | |
| 1 | 17ES51 | Management and Entrepreneurship Development | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 2 | 17EC52 | Digital Signal Processing | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 3 | 17EC53 | Verilog HDL | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 4 | 17EC54 | Information Theory & Coding | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 5 | 17EC55X | Professional Elective-1 | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 6 | 17EC56X | Open Elective-1 | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 7 | 17ECL57 | DSP Lab | EC | 01-Hour 02-Hour | Instruction Practical | 03 | 60 | 40 | 100 | 2 |
| 8 | 17ECL58 | HDL Lab | EC | 01-Hour 02-Hour | Instruction Practical | 03 | 60 | 40 | 100 | 2 |
| | | TOTAL | | | 22hours : 06 hours | 24 | 480 | 320 | 800 | 26 |

| Professional | Professional Elective-1 | | | Open Elective – 1*** (List offered by EC/TC Board only) | | | | |
|--------------|------------------------------------|--|---------|--|--|--|--|--|
| 17EC551 | Nanoelectronics | | 17EC561 | Automotive Electronics | | | | |
| 17EC552 | Switching & Finite Automata Theory | | 17EC562 | Object Oriented Programming Using C++ | | | | |
| 17EC553 | Operating System | | 17EC563 | 8051 Microcontroller | | | | |
| 17EC554 | Electrical Engineering Materials | | | | | | | |
| 17EC555 | MSP430 Microcontroller | | | | | | | |

***Students can select any one of the open electives offered by any Department (Please refer to consolidated list of VTU for open electives). Selection of an open elective is not allowed, if:

• The candidate has no pre – requisite knowledge.

 \cdot The candidate has studied similar content course during previous semesters.

 \cdot The syllabus content of the selected open elective is similar to that of Departmental core course(s) or to be studied Professional elective(s). Registration to open electives shall be documented under the guidance of Programme Coordinator and Adviser.

B.E.: Electronics & Communication Engineering

| SI. | Course | Title | Teaching Department | | ng Hours Veek | Examination | | | | Credits |
|-----|---------|--|------------------------|-------------------------|-----------------------|----------------------|--------------|--------------|----------------|---------|
| No | Code | | | Theory | Practical/ Drawing | Duration in hours | SEE Marks | CIE Marks | Total Marks | |
| 1 | 17EC61 | Digital Communication | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 2 | 17EC62 | ARM Microcontroller & Embedded Systems | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 3 | 17EC63 | VLSI Design | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 4 | 17EC64 | Computer Communication Networks | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 5 | 17EC65X | Professional Elective-2 | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 6 | 17EC66X | Open Elective-2 | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 7 | 17ECL67 | Embedded Controller Lab | EC | 01-Hour Ir 02-Hour P | | 03 | 60 | 40 | 100 | 2 |
| 8 | 17ECL68 | Computer Networks Lab | EC | 01-Hour Ir 02-Hour P | | 03 | 60 | 40 | 100 | 2 |
| | | TOTAL | | Theory: Practical: | | 24 | 480 | 320 | 800 | 26 |

| Profession | Professional Elective-2 | | Open Elective – | 2*** (List offered by EC/TC Board only) |
|------------|-------------------------------|--|------------------------|--|
| 17EC651 | Cellular Mobile Communication | | 17EC661 | Data Structures Using C++ |
| 17EC652 | Adaptive Signal Processing | | 17EC662 | Power Electronics (not for E&C students) |
| 17EC653 | Artificial Neural Networks | | 17EC663 | Digital System Design using Verilog |
| 17EC654 | Digital Switching Systems | | | |
| 17EC655 | Microelectronics | | | |

***Students can select any one of the open electives offered by any Department (Please refer to consolidated list of VTU for open electives).

Selection of an open elective is not allowed, if:

 \cdot The candidate has no pre – requisite knowledge.

• The candidate has studied similar content course during previous semesters.

 \cdot The syllabus content of the selected open elective is similar to that of Departmental core course(s) or to be studied Professional elective(s).

Registration to open electives shall be documented under the guidance of Programme Coordinator and Adviser.

B.E.: Electronics & Communication Engineering

| | SEMESTER | | Teaching Department | | ng Hours Veek | | Examin | ation | | Credits |
|-----------|-------------|---|------------------------|--------------------------------------|-----------------------|----------------------|--------------|--------------|----------------|---------|
| SI. No | Course Code | Title | | Theory | Practical/ Drawing | Duration in hours | SEE Marks | CIE Marks | Total Marks | |
| 1 | 17EC71 | Microwave and Antennas | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 2 | 17EC72 | Digital Image Processing | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 3 | 17EC73 | Power Electronics | EC | 04 | | 03 | 60 | 40 | 100 | 4 |
| 4 | 17EC74X | Professional Elective-3 | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 5 | 17EC75X | Professional Elective-4 | EC | 03 | | 03 | 60 | 40 | 100 | 3 |
| 6 | 17ECL76 | Advanced Communication Lab | EC | 01-Hour I 02-Hour P | | 03 | 60 | 40 | 100 | 2 |
| 7 | 17ECL77 | VLSI Lab | EC | 01-Hour I 02-Hour P | | 03 | 60 | 40 | 100 | 2 |
| 8 | 17ECP78 | Project Work Phase–I + Project work Seminar | EC | | 03 | | - | 100 | 100 | 2 |
| | | TOTAL | | Theory:18 Practical Project: 0 | and | 21 | 420 | 380 | 800 | 24 |

| Professional | Elective-3 | Professional El | ective-4 |
|--------------|------------------------------|------------------------|----------------------------------|
| 17EC741 | Multimedia Communication | 17EC751 | DSP Algorithms and Architecture |
| 17EC742 | Biomedical Signal Processing | 17EC752 | IOT and Wireless Sensor Networks |
| 17EC743 | Real Time Systems | 17EC753 | Pattern Recognition |
| 17EC744 | Cryptography | 17EC754 | Advanced Computer Architecture |
| 17EC745 | CAD for VLSI | 17EC755 | Satellite Communication |

1. Project Phase – I and Project Seminar: Comprises of Literature Survey, Problem identification, Objectives and Methodology. CIE marks shall be based on the report covering Literature Survey, Problem identification, Objectives and Methodology and Seminar presentation skill.

| B.E.: Electronics & | Sc | Communication | Engineering |
|----------------------------|----|---------------|-------------|
|----------------------------|----|---------------|-------------|

| SI. | Sl. Course | Course | TeachingTeaching HoursDepartment/Week | | Examination | | | Credits | | |
|-----|------------|--|---------------------------------------|-----------|-------------------------------|----------------------|--------------|--------------|----------------|----|
| No | Code | Title | | Theory | Practical/ Drawing | Duration in hours | SEE Marks | CIE Marks | Total Marks | |
| 1 | 17EC81 | Wireless Cellular and LTE 4G Broadband | EC | 4 | - | 3 | 60 | 40 | 100 | 4 |
| 2 | 17EC82 | Fiber Optics & Networks | EC | 4 | - | 3 | 60 | 40 | 100 | 4 |
| 3 | 17EC83X | Professional Elective-5 | EC | 3 | - | 3 | 60 | 40 | 100 | 3 |
| 4 | 17EC84 | Internship/Professional Practice | EC | Industr | y Oriented | 3 | 50 | 50 | 100 | 2 |
| 5 | 17ECP85 | Project Work | EC | - | 6 | 3 | 100 | 100 | 200 | 6 |
| 6 | 17ECS86 | Seminar | EC | - | 4 | - | - | 100 | 100 | 1 |
| | | TOTAL | | Project a | 11 hours and : 10 hours | 15 | 330 | 370 | 700 | 20 |

| Professiona | Professional Elective -5 | | | |
|-------------|----------------------------------|--|--|--|
| 17EC831 | Micro Electro Mechanical Systems | | | |
| 17EC832 | Speech Processing | | | |
| 17EC833 | Radar Engineering | | | |
| 17EC834 | Machine learning | | | |
| 17EC835 | Network and Cyber Security | | | |

1. Internship/ Professional Practice: 4 Weeks internship to be completed between the (VI and VII semester vacation) and/or (VII and VIII semester vacation) period.

B.E., III Semester, Electronics & Communication Engineering /Telecommunication Engineering

ENGINEERING MATHEMATICS-III B.E., III Semester, Common to all Branches [As per Choice Based Credit System (CBCS) Scheme] **Course Code** 17MAT31 **CIE Marks** 40 Number of Lecture 04 SEE Marks 60 Hours/Week **Total Number of** 50 (10 Hours per Module) **Exam Hours** 03 Lecture Hours Credits – 04 **Course Objectives:** This course will enable students to: • Introduce most commonly used analytical and numerical methods in the different engineering fields. • Learn Fourier series, Fourier transforms and Z-transforms, statistical methods, numerical methods. • Solve algebraic and transcendental equations, vector integration and calculus of variations. Module-1 Fourier Series: Periodic functions, Dirichlet's condition, Fourier Series of periodic functions with period 2π and with arbitrary period 2c. Fourier series of even and odd functions. Half range Fourier Series, practical harmonic analysis-Illustrative examples from engineering field. L1, L2, L4 Module-2 Fourier Transforms: Infinite Fourier transforms, Fourier sine and cosine transforms. Inverse Fourier transform. **Z-transform:** Difference equations, basic definition, z-transform-definition, Standard ztransforms, Damping rule, Shifting rule, Initial value and final value theorems (without proof) and problems, Inverse z-transform. Applications of z-transforms to solve difference equations. L2, L3, L4 Module-3 Statistical Methods: Review of measures of central tendency and dispersion. Correlation-Karl Pearson's coefficient of correlation-problems. Regression analysis-

lines of regression (without proof) –Problems **Curve Fitting:** Curve fitting by the method of least squares- fitting of the curves of the form, y = ax + b, $y = ax^2 + bx + c$ and $y = ae^{bx}$.

Numerical Methods: Numerical solution of algebraic and transcendental equations by Regula- Falsi Method and Newton-Raphson method.

Module-4

Finite differences: Forward and backward differences, Newton's forward and backward interpolation formulae. Divided differences- Newton's divided difference formula. Lagrange's interpolation formula and inverse interpolation formula (all formulae without proof)-Problems

Numerical integration: Simpson's (1/3)th and (3/8)th rules, Weddle's rule (without proof) – Problems. L3

Module-5

Vector integration: Line integrals-definition and problems, surface and volume
integrals-definition, Green's theorem in a plane, Stokes and Gauss-divergence
theorem(without proof) and problems.L3, L4Calculus of Variations: Variation of function and Functional, variational problems.
Euler's equation, Geodesics, hanging chain, Problems.L2, L4

Course outcomes: On completion of this course, students are able to:

- Know the use of periodic signals and Fourier series to analyze circuits and system communications.
- Explain the general linear system theory for continuous-time signals and digital signal processing using the Fourier Transform and *z*-transform.
- Employ appropriate numerical methods to solve algebraic and transcendental equations.
- Apply Green's Theorem, Divergence Theorem and Stokes' theorem in various applications in the field of electro-magnetic and gravitational fields and fluid flow problems.
- Determine the extremals of functionals and solve the simple problems of the calculus of variations.

Text Books:

- 1. B.S. Grewal: Higher Engineering Mathematics, Khanna Publishers, 43rd Ed., 2015.
- 2. E. Kreyszig: Advanced Engineering Mathematics, John Wiley & Sons, 10th Ed., 2015.

Reference Books:

- 1. N.P.Bali and Manish Goyal: A Text Book of Engineering Mathematics, Laxmi Publishers, 7th Ed., 2010.
- 2. B.V.Ramana: "Higher Engineering Mathematics" Tata McGraw-Hill, 2006.
- 3. H. K. Dass and Er. Rajnish Verma: "Higher Engineering Mathematics", S. Chand publishing, 1st edition, 2011.

Web Link and Video Lectures:

- 1. http://nptel.ac.in/courses.php?disciplineID=111
- 2. http://www.khanacademy.org/
- 3. http://www.class-central.com/subject/math

<u>ADDITIONAL MATHEMATICS - I</u> B.E., III Semester, Common to all Branches (A Bridge course for Lateral Entry students of III Sem. B. E.) [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17MATDIP31 | CIE Marks | |
|-------------------|--------------------------|------------------|----|
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 40 (08 Hours per Module) | Exam Hours | 03 |
| Lecture Hours | | | |

Credits – 00

Course Objectives: This course will enable students to:

- Acquire basic concepts of complex trigonometry, vector algebra, differential & integral calculus and vector differentiation.
- Solve first order differential equations.

Module-1

Complex Trigonometry: Complex Numbers: Definitions & properties. Modulus and amplitude of a complex number, Argand's diagram, De-Moivre's theorem (without proof).

Vector Algebra: Scalar and vectors. Vectors addition and subtraction. Multiplication of vectors (Dot and Cross products). Scalar and vector triple products-simple problems. **L1**

Module-2

Differential Calculus: Review of successive differentiation. Formulae for nth derivatives of standard functions- Liebnitz's theorem (without proof). Polar curvesangle between the radius vector and the tangent pedal equation- Problems. Maclaurin's series expansions- Illustrative examples. Partial Differentiation : Euler's theorem for homogeneous functions of two variables. Total derivatives-differentiation of composite and implicit function. Application to Jacobians. L1, L2

Module-3

Integral Calculus: Statement of reduction formulae for $sin^n x$, $cos^n x$, and $sin^m x cos^n x$ and evaluation of these with standard limits-Examples. Double and triple integrals-Simple examples. **L1, L2**

Module-4

Vector Differentiation: Differentiation of vector functions. Velocity and acceleration of a particle moving on a space curve. Scalar and vector point functions. Gradient, Divergence, Curl and Laplacian (Definitions only). Solenoidal and irrotational vector fields-Problems. L1, L2

Module-5

Ordinary differential equations (ODE's): Introduction-solutions of first order and first degree differential equations: homogeneous, exact, linear differential equations of order one and equations reducible to above types. L1, L2

Course outcomes: On completion of the course, students are able to:

• Understand the fundamental concepts of complex numbers and vector algebra to analyze the problems arising in related area.

- Use derivatives and partial derivatives to calculate rates of change of multivariate functions.
- Learn techniques of integration including double and triple integrals to find area, volume, mass and moment of inertia of plane and solid region.
- Analyze position, velocity and acceleration in two or three dimensions using the calculus of vector valued functions.
- Recognize and solve first-order ordinary differential equations occurring in different branches of engineering.

Text Book:

B.S. Grewal: Higher Engineering Mathematics, Khanna Publishers, New Delhi, 43rd Ed., 2015.

- 1. E. Kreyszig: Advanced Engineering Mathematics, John Wiley & Sons, 10th Ed., 2015.
- 2. N.P.Bali and Manish Goyal: Engineering Mathematics, Laxmi Publishers, 7th Ed., 2007.

| | ELECTRONIC INSTRU | MENTATION | | | |
|--|--|--|--|--|--|
| SEMESTER – III (EC/TC) [As per Choice Based Credit System (CBCS) Scheme] | | | | | |
| [As p | er Choice Based Credit Sy | stem (CBCS) Scheme] | | | |
| Course Code | 17EC32 | CIE Marks | 40 | | |
| Number of Lecture Hours/Week | 03 | SEE Marks | 60 | | |
| Total Number of Lecture Hours | 40 (08 Hours per Module) | Exam Hours | 03 | | |
| | CREDITS – (| 03 | | | |
| Define and des Describe the opcircuits for mu Describe funct measuring inst Describe basic Describe and des describe and des describe and des describe and des des des des des des des des des de | concepts and operation of I liscuss functioning and type | n, types of errors. neters, Multimeters and meters. n of various Analog and Digital Voltmeters. es of Oscilloscopes, Sign | l Digital nal generators, | | |
| | Module- 1 Crror: Definitions, Accuracy, Fors, Measurement error con | Precision, Resolution | and Significant | | |
| Ammeters: DC Amm Shunt, Requirement (Thermocouple), Limit Voltmeters and Mult Voltmeter, Multirang | neter, Multirange Ammeter, | The Ayrton Shunt or N Ammeter Ranges, RF A Fext 1) sic Meter as a DC Voltn meter Ranges, Loading | ammeter neter, DC , AC Voltmeter | | |
| | Module -2 | | | | |
| Integrating Type D Approximations, 3 Specifications of DVN | Introduction, RAMP technic VM, Most Commonly us $\frac{1}{2}$ -Digit, Resolution and S M, (Text 1) | ue, Dual Slope Integra sed principles of AI Sensitivity of Digital M | DC, Successive Aeters, General | | |
| Digital Measurement | s: Introduction, Digital Mult t of Time, Universal Counter Digital Capacitance Meter, | , Digital Tachometer, I | Digital pH Meter, | | |

Oscilloscopes: Introduction, Basic principles, CRT features, Block diagram of Oscilloscope, Simple CRO, Vertical Amplifier, Horizontal Deflecting System, Sweep or Time Base Generator, Measurement of Frequency by Lissajous Method, Digital Storage Oscilloscope. **(Text 1)**

Signal Generators: Introduction, Fixed and Variable AF Oscillator, Standard Signal Generator, Laboratory Type Signal Generator, AF sine and Square Wave Generator, Function Generator, **(Text 1) L1, L2**

Module -4

Measuring Instruments: Field Strength Meter, Stroboscope, Phase Meter, Q Meter, Megger. (Text 1)

Bridges: Introduction, Wheatstone's bridge, Kelvin's Bridge; AC bridges, Capacitance Comparison Bridge, Inductance Comparison Bridge, Maxwell's bridge, Wien's bridge. **(Text 1) L1, L2, L3**

Module -5

Transducers: Introduction, Electrical transducers, Selecting a transducer, Resistive transducer, Resistive position transducer, Strain gauges, Resistance thermometer, Thermistor, Inductive transducer, – LVDT, Piezoelectric transducer, Photo cell, Photo voltaic cell, Semiconductor photo diode and transistor. **(Text 1)** L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- Describe instrument measurement errors and calculate them.
- Describe the operation of Ammeters, Voltmeters, Multimeters and develop circuits for multirange Ammeters and Voltmeters.
- Describe functional concepts and operation of Digital voltmeters and instruments to measure voltage, frequency, time period, phase difference of signals, rotation speed, capacitance and pH of solutions.
- Describe functional concepts and operation of various Analog measuring instruments to measure field Strength, impedance, stroboscopic speed, in/out of phase, Q of coils, insulation resistance.
- Describe and discuss functioning and types of Oscilloscopes, Signal generators and Transducers.
- Utilize AC and DC bridges for passive component and frequency measurements.

Text Books:

- **1.** H. S. Kalsi, "Electronic Instrumentation", McGraw Hill, 3rd Edition, 2012, ISBN:9780070702066.
- **2.** David A. Bell, "Electronic Instrumentation & Measurements", Oxford University Press PHI 2nd Edition, 2006, ISBN 81-203-2360-2.

- 1. A. D. Helfrick and W.D. Cooper, "Modern Electronic Instrumentation and Measuring Techniques", Pearson, 1st Edition, 2015,ISBN:9789332556065.
- 2. A. K. Sawhney, "Electronics and Electrical Measurements", Dhanpat Rai & Sons. ISBN -81-7700-016-0

| | ANALOG ELECTRONICS | | |
|--|--|---|---------------------------|
| | SEMESTER – III (EC/TC) | | |
| | s per Choice Based Credit System (CBCS) | | |
| Course Code | 17EC33 | CIE Marks | 40 |
| Number of Lecture | 04 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of Lecture Hours | 50 (10 Hours per Module) | Exam Hours | 03 |
| | CREDITS – 04 | | |
| Course objectives | This course will enable students to: | | |
| Explain various | BJT parameters, connections and configur | ations. | |
| Explain BJT Am | plifier, Hybrid Equivalent and Hybrid Mode | els. | |
| Explain constru | ction and characteristics of JFETs and MO | SFETs. | |
| - | types of FET biasing, and demonstrate the | | - |
| - | ency response of BJT and FET amplifiers a | - | encies. |
| _ | Implifier circuits in different modes of opera back and Oscillator circuits using FET. | ation. | |
| | Module -1 | | |
| | Module -1 | | |
| fixed bias, Voltage DC bias; The Hybr | BJT Transistor Modeling, The re transistor divider bias, Emitter follower configuration id equivalent model, Approximate Hybrid der, Emitter follower configuration; Com odel. | n. Darlington c Equivalent Ciro Iplete Hybrid | onnection- cuit- Fixed |
| | Module -2 | | |
| Characteristics, De FET Amplifiers: configuration, Volt | nsistors: Construction and Characterist epletion type MOSFET, Enhancement type I JFET small signal model, Fixed bias tage divider configuration, Common Gate tion, Cascade configuration. | MOSFET. configuration, e configuratior | Self bias |
| | Module -3 | | |
| – BJT Amplifier capacitance, High | equency Response: Logarithms, Decibels, with RL, Low frequency response-FET frequency response – BJT Amplifier, High ge Frequency Effects. | Amplifier, Mi frequency resp | iller effect |
| | Module -4 | | |
| | | | |

Feedback and Oscillator Circuits: Feedback concepts, Feedback connection types, Practical feedback circuits, Oscillator operation, FET Phase shift oscillator, Wien bridge oscillator, Tuned Oscillator circuit, Crystal oscillator, UJT construction, UJT Oscillator. **L1,L2, L3**

Module -5

Power Amplifiers: Definition and amplifier types, Series fed class A amplifier, Transformer coupled class A amplifier, Class B amplifier operation and circuits, Amplifier distortion, Class C and Class D amplifiers.

Voltage Regulators: Discrete transistor voltage regulation - Series and Shunt Voltage regulators. L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- Describe the working principle and characteristics of BJT, FET, Single stage, cascaded and feedback amplifiers.
- Describe the Phase shift, Wien bridge, tuned and crystal oscillators using BJT/FET/UJT.
- Calculate the AC gain and impedance for BJT using re and h parameters models for CE and CC configuration.
- Determine the performance characteristics and parameters of BJT and FET amplifier using small signal model.
- Determine the parameters which affect the low frequency and high frequency responses of BJT and FET amplifiers and draw the characteristics.
- Evaluate the efficiency of Class A and Class B power amplifiers and voltage regulators.

Text Book:

Robert L. Boylestad and Louis Nashelsky, "Electronics devices and Circuit theory", Pearson, 10th/11th Edition, 2012, ISBN:978-81-317-6459-6.

- 1. Adel S. Sedra and Kenneth C. Smith, "Micro Electronic Circuits Theory and Application", 5th Edition ISBN:0198062257
- 2. Fundamentals of Microelectronics, Behzad Razavi, John Weily ISBN 2013 978-81-265-2307-8
- J.Millman & C.C.Halkias—Integrated Electronics, 2nd edition, 2010, TMH. ISBN 0-07-462245-5
- **4.** K. A. Navas, "Electronics Lab Manual", Volume I, PHI, 5th Edition, 2015, ISBN:9788120351424.

| | DIGITAL ELECTRO | | |
|---|---|--|------------------|
| [As n | SEMESTER – III (E) er Choice Based Credit Syst | | ام |
| Course Code | 17EC34 | CIE Marks | 40 |
| Number of Lecture | 04 | SEE Marks | 60 |
| Hours/Week | | SEE Marks | |
| Total Number of | 50 (10 Hours per Module) | Exam Hours | 03 |
| Lecture Hours | CREDITS – 04 | | |
| Course objectives: 7 | This course will enable studen | | |
| Comparators.Describe LatchesAnalyze Mealy and | onal logic circuits. Encoders, Digital Multiplexer, and Flip-flops, Registers and (| Counters. | ors and Binary |
| | Module – 1 | | |
| | nation logic : Definition of co | | |
| Incompletely specific Quine-McCluskey m | ing equations from truth tabled functions (Don't care terms inimization technique, Quine cants Tables (Text 1, Chapter | s) Simplifying Max -McCluskey using | term equations, |
| | Module -2 | | |
| logic design, Decod multiplexers as Bool | n of combinational logic: (ders, BCD decoders, Encoderation generators, Add carry, Binary comparators (Text) | lers, digital mult ers and subtractor | iplexers, Using |
| | Module -3 | | |
| flip-flops (pulse-trigg | stable elements, Latches, Timi gered flip-flops): SR flip-flops equations. (Text 2, Chapter 6) | , JK flip-flops, Ed | |
| | Module -4 | | |
| counters, Counters | plications: Registers, binary r based on shift registers, D nous mod-n counter using cl | esign of a synch | ronous counters, |
| | Module -5 | | |
| | | | |

Sequential Circuit Design: Mealy and Moore models, State machine notation, Synchronous Sequential circuit analysis, Construction of state diagrams, counter design. (Text 1, Chapter 6) L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- Develop simplified switching equation using Karnaugh Maps and Quine-McClusky techniques.
- Explain the operation of decoders, encoders, multiplexers, demultiplexers, adders, subtractors and comparators.
- Explain the working of Latches and Flip Flops (SR,D,T and JK).
- Design Synchronous/Asynchronous Counters and Shift registers using Flip Flops.
- Develop Mealy/Moore Models and state diagrams for the given clocked sequential circuits.
- Apply the knowledge gained in the design of Counters and Registers.

Text Books:

- 1. Digital Logic Applications and Design, John M Yarbrough, Thomson Learning, 2001. ISBN 981-240-062-1.
- Donald D. Givone, "Digital Principles and Design", McGraw Hill, 2002. ISBN 978-0-07-052906-9.

- 1. D. P. Kothari and J. S Dhillon, "Digital Circuits and Design", Pearson, 2016, ISBN:9789332543539.
- 2. Morris Mano, "Digital Design", Prentice Hall of India, Third Edition.
- 3. Charles H Roth, Jr., "Fundamentals of logic design", Cengage Learning.
- 4. K. A. Navas, "Electronics Lab Manual", Volume I, PHI, 5th Edition, 2015, ISBN: 9788120351424.

| [As | <u>NETWORK ANALYS</u> SEMESTER – III (EC per Choice Based Credit Syste | /TC) | |
|----------------------------------|--|------------|----|
| Course Code | 17EC35 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50 (10 Hours per Module) | Exam Hours | 03 |
| | CREDITS – 04 | · | |

Course objectives: This course enables students to:

- Describe basic network concepts emphasizing source transformation, source shifting, mesh and nodal techniques to solve for resistance/impedance, voltage, current and power.
- Explain network Thevenin's, Millman's, Superposition, Reciprocity, Maximum Power transfer and Norton's Theorems and apply them in solving the problems related to Electrical Circuits.
- Explain the behavior of networks subjected to transient conditions.
- Use applications of Laplace transforms to network problems.
- Describe Series and Parallel Combination of Passive Components as resonating circuits, related parameters and to analyze frequency response.
- Study two port network parameters like Z, Y, T and h and their inter-relationships and applications.

Module -1

Basic Concepts: Practical sources, Source transformations, Network reduction using Star – Delta transformation, Loop and node analysis with linearly dependent and independent sources for DC and AC networks, Concepts of super node and super mesh. **L1**, **L2**, **L3**, **L4**

Module -2

Network Theorems:

Superposition, Reciprocity, Millman's theorems, Thevinin's and Norton's theorems, Maximum Power transfer theorem. **L1, L2, L3,L4**

Module -3

Transient behavior and initial conditions: Behavior of circuit elements under switching condition and their Representation, evaluation of initial and final conditions in RL, RC and RLC circuits for AC and DC excitations.

Laplace Transformation & Applications: Solution of networks, step, ramp and impulse responses, waveform Synthesis. **L1**, **L2**, **L3**, **L4**

Module -4

Resonant Circuits: Series and parallel resonance, frequency- response of series and Parallel circuits, Q–Factor, Bandwidth. **L1, L2, L3,L4**

Module -5

Two port network parameters: Definition of Z, Y, h and Transmission parameters, modeling with these parameters, relationship between parameters sets. **L1, L2, L3,L4**

Course Outcomes: After studying this course, students will be able to:

- Determine currents and voltages using source transformation/ source shifting/ mesh/ nodal analysis and reduce given network using star-delta transformation/ source transformation/ source shifting.
- Solve network problems by applying Superposition/ Reciprocity/ Thevenin's/ Norton's/ Maximum Power Transfer/ Millman's Network Theorems and electrical laws to reduce circuit complexities and to arrive at feasible solutions.
- Calculate current and voltages for the given circuit under transient conditions.
- Apply Laplace transform to solve the given network.
- Evaluate for RLC elements/ frequency response related parameters like resonant frequency, quality factor, half power frequencies, voltage across inductor and capacitor, current through the RLC elements, in resonant circuits
- Solve the given network using specified two port network parameter like Z or Y or T or h.

Text Books:

- 1. M.E. Van Valkenberg (2000), "Network analysis", Prentice Hall of India, 3rd edition, 2000, ISBN: 9780136110958.
- 2. Roy Choudhury, "Networks and systems", 2nd edition, New Age International Publications, 2006, ISBN: 9788122427677.

- Hayt, Kemmerly and Durbin "Engineering Circuit Analysis", TMH 7th Edition, 2010.
- J. David Irwin /R. Mark Nelms, "Basic Engineering Circuit Analysis", John Wiley, 8thed, 2006.
- **3.** Charles K Alexander and Mathew N O Sadiku, "Fundamentals of Electric Circuits", Tata McGraw-Hill, 3rd Ed, 2009.

| ENGINEE | RING ELECTROMAGNETIC | <u>s</u> | |
|-----------------------------------|-----------------------------|-----------------|-------|
| SEI | MESTER – III (EC/TC) | | |
| [As per Choice Ba | sed Credit System (CBCS) | Scheme] | |
| Course Code | 17EC36 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50 (10 Hours per Module) | Exam Hours | 03 |
| | CREDITS – 04 | | |
| Course objectives: This course wi | ll enable students to: | | |
| • Study the different coordinat | e systems Physical signifia | nce of Divergen | ce Cu |

- Study the different coordinate systems, Physical signifiance of Divergence, Curl and Gradient.
- Understand the applications of Coulomb's law and Gauss law to different charge distributions and the applications of Laplace's and Poisson's Equations to solve real time problems on capacitance of different charge distributions.
- Understand the physical significance of Biot-Savart's, Amperes's Law and Stokes' theorem for different current distributions.
- Infer the effects of magnetic forces, materials and inductance.
- Know the physical interpretation of Maxwell' equations and applications for Plane waves for their behaviour in different media
- Acquire knowledge of Poynting theorem and its application of power flow.

Module - 1

Coulomb's Law, Electric Field Intensity and Flux density

Experimental law of Coulomb, Electric field intensity, Field due to continuous volume charge distribution, Field of a line charge, Electric flux density. **L1, L2, L3**

Module -2

Gauss's law and Divergence

Gauss' law, Divergence. Maxwell's First equation (Electrostatics), Vector Operator ▼ and divergence theorem.

Energy, Potential and Conductors

Energy expended in moving a point charge in an electric field, The line integral, Definition of potential difference and potential, The potential field of point charge, Current and Current density, Continuity of current. **L1, L2, L3**

Module -3

Poisson's and Laplace's Equations

Derivation of Poisson's and Laplace's Equations, Uniqueness theorem, Examples of the solution of Laplace's equation.

Steady Magnetic Field

Biot-Savart Law, Ampere's circuital law, Curl, Stokes' theorem, Magnetic flux and magnetic flux density, Scalar and Vector Magnetic Potentials. **L1, L2, L3**

Magnetic Forces

Force on a moving charge, differential current elements, Force between differential current elements.

Magnetic Materials

Magnetisation and permeability, Magnetic boundary conditions, Magnetic circuit, Potential Energy and forces on magnetic materials. **L1, L2, L3**

Module -5

Time-varying fields and Maxwell's equations

Faraday's law, displacement current, Maxwell's equations in point form, Maxwell's equations in integral form.

Uniform Plane Wave

Wave propagation in free space and good conductors. Poynting's theorem and wave power, Skin Effect. **L1, L2, L3**

Course Outcomes: After studying this course, students will be able to:

- Evaluate problems on electric field due to point, linear, volume charges by applying conventional methods or by Gauss law.
- Determine potential and energy with respect to point charge and capacitance using Laplace equation.
- Calculate magnetic field, force, and potential energy with respect to magnetic materials.
- Apply Maxwell's equation for time varying fields, EM waves in free space and conductors.
- Evaluate power associated with EM waves using Poynting theorem.

Text Book:

W.H. Hayt and J.A. Buck, "Engineering Electromagnetics", 7th Edition, Tata McGraw-Hill, 2009, ISBN-978-0-07-061223-5.

Reference Books:

1. John Krauss and Daniel A Fleisch, "Electromagnetics with applications", McGraw- Hill.

2. N. Narayana Rao, "Fundamentals of Electromagnetics for Engineering", Pearson.

| | ANALOG ELECTRONICS LABO | ORATORY | | | | |
|---|--|----------------------------|-----------|--|--|--|
| | SEMESTER – III (EC/1 | °C) | | | | |
| [As per Choice Based Credit System (CBCS) Scheme] | | | | | | |
| Laboratory | 17ECL37 | CIE Marks | 40 | | | |
| Code | | | | | | |
| Number of | 01Hr Tutorial (Instructions) | SEE Marks | 60 | | | |
| Lecture | + 02 Hours Laboratory | | | | | |
| Hours/Week RBT Level | L1, L2, L3 | Exam Hours | 03 | | | |
| KDI Level | | Exam nours | 03 | | | |
| | CREDITS – 02 | | | | | |
| Course objectiv | es: This laboratory course enables st | udents to get practical ex | perience | | | |
| in design, assem | bly, testing and evaluation of: | | - | | | |
| Rectifiers as | nd Voltage Regulators. | | | | | |
| • BJT charac | teristics and Amplifiers. | | | | | |
| JFET Chara | acteristics and Amplifiers. | | | | | |
| MOSFET Cl | naracteristics and Amplifiers | | | | | |
| Power Ampl | lifiers. | | | | | |
| • RC-Phase s | hift, Hartley, Colpitts and Crystal Oso | cillators. | | | | |
| NOTE: The expe | riments are to be carried using discre | ete components only. | | | | |
| Laboratory Exp | eriments: | | | | | |
| 1. Design and se | t up the following rectifiers with and | without filters and to det | ermine | | | |
| - | nd rectifier efficiency: | | | | | |
| (a)Full Wave F | Rectifier (b) Bridge Rectifier | | | | | |
| 2. Conduct expe | riment to test diode clipping (single/d | louble ended) and clampi | ng | | | |
| circuits (positi | | , 1 | U | | | |
| 3 Conduct an ex | xperiment on Series Voltage Regulato | r using Zener diode and r | ower | | | |
| | letermine line and load regulation cha | - | | | | |
| | arlington Emitter follower with and w | | 1 | | | |
| | gain, input and output impedances. | and bootstrapping and | L | | | |
| | | | | | | |
| • | t up the BJT common emitter amplifi | | oias with | | | |
| | eedback and determine the gain- band | dwidth product from its | | | | |
| frequency resp | ponse. | | | | | |
| 6. Plot the trans | | T and calculate its drain | | | | |
| register of mi | fer and drain characteristics of a JFE | | | | | |
| resistance, int | ter and drain characteristics of a JFE atual conductance and amplification | | | | | |
| | | factor. | OSFET | | | |

- 8. Plot the transfer and drain characteristics of n-channel MOSFET and calculate its parameters, namely; drain resistance, mutual conductance and amplification factor.
- 9. Set-up and study the working of complementary symmetry class B push pull power amplifier and calculate the efficiency.
- 10. Design and set-up the RC-Phase shift Oscillator using FET, and calculate the frequency of output waveform.
- 11. Design and set-up the following tuned oscillator circuits using BJT, and determine the frequency of oscillation.

(a) Hartley Oscillator (b) Colpitts Oscillator

12. Design and set-up the crystal oscillator and determine the frequency of oscillation.

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- Test circuits of rectifiers, clipping circuits, clamping circuits and voltage regulators.
- Determine the characteristics of BJT and FET amplifiers and plot its frequency response.
- Compute the performance parameters of amplifiers and voltage regulators
- Design and test the basic BJT/FET amplifiers, BJT Power amplifier and oscillators.

Conduct of Practical Examination:

- All laboratory experiments are to be included for practical examination.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

| | DIGITAL ELECTRONICS LA SEMESTER – III (EC/TC) | B | | | |
|---|---|----------------------|----------|--|--|
| [As per Choice Based Credit System (CBCS) Scheme] | | | | | |
| Laboratory Code | 17ECL38 | CIE Marks | 40 | | |
| Number of Lecture Hours/Week | 01Hr Tutorial (Instructions) + 02 Hours Laboratory | SEE Marks | 60 | | |
| RBT Level | L1, L2, L3 | Exam Hours | 03 | | |
| | CREDITS – 02 | | | | |
| experience in design, re Demorgan's Theo Full/Parallel Add Demultiplexers as | This laboratory course enables ealisation and verification of rem, SOP, POS forms ers, Subtractors and Magnitude C nd Decoders applications registers and Counters | | practica | | |
| NOTE: 1. Use discrete comp | onents to test and verify the logic | gates. The IC umbe | rs | | |
| | ve. Any equivalent IC can be used. | | | | |
| 2. For experiment No may be used. | o. 11 and 12 any open source or lic | ensed simulation to | ool | | |
| Laboratory Experimen | its: | | | | |
| Verify (a) Demorgan's Theo (b) The sum-of product | rem for 2 variables. act and product-of-sum expressior | ns using universal g | gates. | | |
| | nt ; (i) basic logic gates and (ii) NAND Ising (i) basic logic gates and (ii) NA | | | | |
| 3. Design and implement | nt 4-bit Parallel Adder/ Subtractor | using IC 7483. | | | |
| 4. Design and Impleme | entation of 5-bit Magnitude Compa | rator using IC 748 | 5. | | |
| 5. Realize(a) Adder & Subtractor(b) 3-variable function | or using IC 74153. n using IC 74151(8:1MUX). | | | | |
| 6. Realize a Boolean ex | pression using decoder IC74139. | | | | |
| 7. Realize Master-Slave | JK, D & T Flip-Flops using NAND | Gates. | | | |
| 6 | shift registers using IC7474/IC 74 PISO (d) PIPO (e) Ring and (f) Johr | | | | |
| | Asynchronous Counter using IC74 Synchronous counter using IC741 | | | | |
| 10. Design Pseudo Ran | dom Sequence generator using 74 | 95. | | | |

- 11. Simulate Full- Adder using simulation tool.
- 12. Simulate Mod-8 Synchronous UP/DOWN Counter using simulation tool.

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- Demonstrate the truth table of various expressions and combinational circuits using logic gates.
- Design and test various combinational circuits such as adders, subtractors, comparators, multiplexers.
- Realize Boolean expression using decoders.
- Construct and test flips-flops, counters and shift registers.
- Simulate full adder and up/down counters.

Conduct of Practical Examination:

- All laboratory experiments are to be included for practical examination.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

B.E E&C FOURTH SEMESTER SYLLABUS

| | ENGINEERING MATHEMATIC | S-IV | |
|---|--|--|-------------------------|
| I | B.E., IV Semester, Common to al | | |
| [As per | Choice Based Credit System (Cl | BCS) Scheme] | |
| Course Code | 15MAT41 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50 (10 Hours per Module) | Exam Hours | 03 |
| | Credits – 04 | | |
| Conversant with complex analysi | is course will enable students to: numerical methods to solve or s, sampling theory and joint | probability distribution | |
| stochastic proces | ses arising in science and enginee Module-1 | ring. | |
| order and first degree, | Numerical solution of ordinary Taylor's series method, modified rth order. Milne's and Adams-Bas s of formulae). L1, L3 | l Euler's method, | Runge - |
| | Module-2 | | |
| differential equation le and orthogonality. Ser | Series solution-Frobenious metho ading to $J_n(x)$ -Bessel's function of ies solution of Legendre's different Rodrigue's formula, problems. L3 | of first kind. Basic | properties |
| | Module-3 | | |
| differentiability. Analyt forms. Properties and | Review of a function of a comple ic functions-Cauchy-Riemann equ l construction of analytic funct Cauchy's integral formula, Resi | ations in cartesian tions. Complex line | and polar integrals- |
| | formal transformations, discussion $w=e^z$, $w=z+\sqrt[4]{z} \neq 0$ and bilinear | | oroblems. |
| | Module-4 | | |
| - | ons: Random variables (discrete s. Binomial distribution, Poisso | | - • |
| | ribution: Joint Probability distrib covariance, correlation coefficient. | | te random |

Module-5

Sampling Theory: Sampling, Sampling distributions, standard error, test of hypothesis for means and proportions, confidence limits for means, student's t-distribution, Chi-square distribution as a test of goodness of fit. **L3**

Stochastic process: Stochastic processes, probability vector, stochastic matrices, fixed points, regular stochastic matrices, Markov chains, higher transition probability-simple problems. **L1**

Course Outcomes: On completion of this course, students are able to:

- Solve first and second order ordinary differential equations arising in flow problems using single step and multistep numerical methods.
- Understand the analyticity, potential fields, residues and poles of complex potentials in field theory and electromagnetic theory.
- Describe conformal and bilinear transformation arising in aerofoil theory, fluid flow visualization and image processing.
- Solve problems of quantum mechanics, hydrodynamics and heat conduction by employing Bessel's function relating to cylindrical polar coordinate systems and Legendre's polynomials relating to spherical polar coordinate systems.
- Solve problems on probability distributions relating to digital signal processing, information theory and optimization concepts of stability of design and structural engineering.
- Draw the validity of the hypothesis proposed for the given sampling distribution in accepting or rejecting the hypothesis.
- Determine joint probability distributions and stochastic matrix connected with the multivariable correlation problems for feasible random events.
- Define transition probability matrix of a Markov chain and solve problems related to discrete parameter random process.

Text Books:

- 1. B.S. Grewal: Higher Engineering Mathematics, Khanna Publishers, 43rd Ed., 2015.
- E. Kreyszig: Advanced Engineering Mathematics, John Wiley & Sons, 10th Ed., 2015.

Reference Books:

- 1. N.P.Bali and Manish Goyal: A Text Book of Engineering Mathematics, Laxmi Publishers,7th Ed., 2010.
- 2. B.V.Ramana: "Higher Engineering Mathematics" Tata McGraw-Hill, 2006.
- 3. H. K. Dass and Er. Rajnish Verma: "Higher Engineering Mathematics", S. Chand publishing, 1st edition, 2011.

Web Link and Video Lectures:

- 1. http://nptel.ac.in/courses.php?disciplineID=111
- 2. http://www.khanacademy.org/
- 3. http://www.class-central.com/subject/math

ADDITIONAL MATHEMATICS - II B.E., IV Semester, Common to all Branches (A Bridge course for Lateral Entry students of IV Sem. B. E.) [As per Choice Based Credit System (CBCS) Scheme]

| 15MATDIP41 | CIE Marks | |
|--------------------------|------------|--------------|
| 03 | SEE Marks | 60 |
| | | |
| 40 (08 Hours per Module) | Exam Hours | 03 |
| | | |
| | 03 | 03 SEE Marks |

Credits – 00

Course Objectives: This course will enable students to:

- Understand essential concepts of linear algebra.
- Solve second and higher order differential equations.
- Understand Laplace and inverse Laplace transforms and elementary probability theory.

Module-1

Linear Algebra: Introduction - rank of matrix by elementary row operations - Echelon form. Consistency of system of linear equations - Gauss elimination method. Eigen values and Eigen vectors of a square matrix. Application of Cayley-Hamilton theorem (without proof) to compute the inverse of a matrix-Examples. **L1,L3**

Module-2

Higher order ODE's: Linear differential equations of second and higher order equations with constant coefficients. Homogeneous /non-homogeneous equations. Inverse differential operators. Solutions of initial value problems. Method of undetermined coefficients and variation of parameters. **L1,L3**

Module-3

Laplace transforms: Laplace transforms of elementary functions. Transforms of derivatives and integrals, transforms of periodic function and unit step function-Problems only. **L1,L2**

Module-4

Inverse Laplace transforms: Definition of inverse Laplace transforms. Evaluation of Inverse transforms by standard methods. Application to solutions of Linear differential equations and simultaneous differential equations. **L1,L2**

Module-5

Probability: Introduction. Sample space and events. Axioms of probability. Addition and multiplication theorems. Conditional probability – illustrative examples. Bayes's theorem-examples. **L1,L2**

Course Outcomes: On completion of this course, students are able to:

- Solve systems of linear equations in the different areas of linear algebra.
- Solve second and higher order differential equations occurring in of electrical circuits, damped/un-damped vibrations.
- Describe Laplace transforms of standard and periodic functions.
- Determine the general/complete solutions to linear ODE using inverse Laplace transforms.
- Recall basic concepts of elementary probability theory and, solve problems related

to the decision theory, synthesis and optimization of digital circuits.

Text Book:

B.S. Grewal: Higher Engineering Mathematics, Khanna Publishers, 43rd Ed., 2015.

- 1. E. Kreyszig: Advanced Engineering Mathematics, John Wiley & Sons, 10th Ed., 2015.
- 2. N.P.Bali and Manish Goyal: A Text Book of Engineering Mathematics, Laxmi Publishers, 7th Ed., 2007.

| | <u>SIGNALS AND SYSTEMS</u> SEMESTER – IV (EC/TC) | | |
|---|--|---|--|
| [As n | er Choice Based Credit System (CBC | CS) Schemel | |
| Course Code | 17EC42 | CIE Marks | 40 |
| Number of Lecture | 04 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 50 (10 Hours per Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS – 04 | | |
| Course objectives: | This course will enable students to: | | |
| Understand the r and systems. | mathematical description of continuou | s and discrete ti | me signals |
| e e | als in time domain using convolution d | lifference/differe | ntial |
| - | nto different categories based on their | properties | |
| | ime Invariant (LTI) systems in time and | | ains |
| - | understanding of courses such as sign | | |
| system and comr | 6 | ai processing, ee | |
| | Module -1 | | |
| | | | |
| ramp, rectangular, Operations on sig integration (Accumu Systems: Definition | s/Functions: Exponential, sine, imputriangular, signum, sync functions. nals: Amplitude scaling, addition, mutulator for DT), time scaling, time shifting on, Classification: linear and non- and non- causal, static and dynamus. | ltiplication, diffend ng and time foldi -linear, time v | erentiation ing. ariant an |
| | Module -2 | | |
| relation, definition computation of conv unit step to unit ste | resentation of LTI System: System of impulse response, convolution sum volution integral and convolution sum ep, unit step to exponential, exponenti rectangular to rectangular only. Proper | sum, convolutio using graphical al to exponentia | n integral method for l, unit step |
| | Module -3 | | |
| - | ction, system properties in terms o of impulse response (4 Hours). | of impulse resp | oonse, ster |
| Fourier Represent | tation of Periodic Signals: Introdues (No derivation) and basic problem | | |

Module -4

Fourier Representation of aperiodic Signals:

FT representation of aperiodic **CT** signals - **FT**, definition, FT of standard CT signals, Properties and their significance (4 Hours).

FT representation of aperiodic discrete signals-DTFT, definition, DTFT of standard discrete signals, Properties and their significance (4 Hours).

Impulse sampling and reconstruction: Sampling theorem (only statement) and reconstruction of signals (2 Hours). **L1, L2, L3**

Module -5

Z-Transforms: Introduction, the Z-transform, properties of the Region of convergence, Properties of the Z-Transform, Inversion of the Z-Transform, Transform analysis of LTI systems. **L1, L2, L3**

Course Outcomes: At the end of the course, students will be able to:

- Classify the signals as continuous/discrete, periodic/aperiodic, even/odd, energy/power and deterministic/random signals.
- Determine the linearity, causality, time-invariance and stability properties of continuous and discrete time systems.
- Compute the response of a Continuous and Discrete LTI system using convolution integral and convolution sum.
- Determine the spectral characteristics of continuous and discrete time signal using Fourier analysis.
- Compute Z-transforms, inverse Z- transforms and transfer functions of complex LTI systems.

Text Book:

Simon Haykins and Barry Van Veen, "Signals and Systems", 2nd Edition, 2008, WileyIndia. ISBN 9971-51-239-4.

- 1. **Michael Roberts,** "Fundamentals of Signals & Systems", 2nd edition, Tata McGraw-Hill, 2010, ISBN 978-0-07-070221-9.
- 2. Alan V Oppenheim, Alan S, Willsky and A Hamid Nawab, "Signals and Systems" Pearson Education Asia / PHI, 2nd edition, 1997. Indian Reprint 2002.
- 3. **H. P Hsu, R. Ranjan,** "Signals and Systems", Scham's outlines, TMH, 2006.
- 4. **B. P. Lathi,** "Linear Systems and Signals", Oxford University Press, 2005.
- 5. **Ganesh Rao and Satish Tunga**, "Signals and Systems", Pearson/Sanguine Technical Publishers, 2004.

| [As p | <u>CONTROL SYST</u> SEMESTER – IV (I er Choice Based Credit Sys | EC/TC) | e] |
|----------------------------------|---|------------|----|
| Course Code | 17EC43 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50(10 Hours per Module) | Exam Hours | 03 |
| | CREDITS – 0 |)4 | · |

Course objectives: This course will enable students to:

- Understand the basic features, configurations and application of control systems.
- Understand various terminologies and definitions for the control systems.
- Learn how to find a mathematical model of electrical, mechanical and electromechanical systems.
- Know how to find time response from the transfer function.
- Find the transfer function via Masons' rule.
- Analyze the stability of a system from the transfer function.

Module -1

Introduction to Control Systems: Types of Control Systems, Effect of Feedback Systems, Differential equation of Physical Systems – Mechanical Systems, Electrical Systems, Analogous Systems. Block diagrams and signal flow graphs: Transfer functions, Block diagram algebra and Signal Flow graphs. **L1**, **L2**, **L3**

Module -2

Time Response of feedback control systems: Standard test signals, Unit step response of First and Second order Systems. Time response specifications, Time response specifications of second order systems, steady state errors and error constants. Introduction to PI, PD and PID Controllers (excluding design). **L1, L2, L3**

Module -3

Stability analysis: Concepts of stability, Necessary conditions for Stability, Routh stability criterion, Relative stability analysis: more on the Routh stability criterion, Introduction to Root-Locus Techniques, The root locus concepts, Construction of root loci. **L1**, **L2**, **L3**

Module -4

Frequency domain analysis and stability:

Correlation between time and frequency response, Bode Plots, Experimental determination of transfer function.

Introduction to Polar Plots, (Inverse Polar Plots excluded) Mathematical preliminaries, Nyquist Stability criterion, (Systems with transportation lag excluded) Introduction to lead, lag and lead-lag compensating networks (excluding design).

L1, L2, L3

Module -5

Introduction to Digital Control System: Introduction, Spectrum Analysis of Sampling process, Signal reconstruction, Difference equations. Introduction to State variable analysis: Introduction, Concept of State, State variables & State model, State model for Linear Continuous & Discrete time systems, Diaganolisation.

L1, L2, L3

Course Outcomes: At the end of the course, the students will be able to

- Develop the mathematical model of mechanical and electrical systems
- Develop transfer function for a given control system using block diagram reduction techniques and signal flow graph method
- Determine the time domain specifications for first and second order systems
- Determine the stability of a system in the time domain using Routh-Hurwitz criterion and Root-locus technique.
- Determine the stability of a system in the frequency domain using Nyquist and bode plots
- Develop a control system model in continuous and discrete time using state variable techniques

Text Book:

J.Nagarath and M.Gopal, " Control Systems Engineering", New Age International (P) Limited, Publishers, Fifth edition-2005, ISBN: 81-224-2008-7.

- 1. "Modern Control Engineering," K.Ogata, Pearson Education Asia/PHI, 4th Edition, 2002. ISBN 978-81-203-4010-7.
- 2. "Automatic Control Systems", Benjamin C. Kuo, John Wiley India Pvt. Ltd., 8th Edition, 2008.
- 3. "Feedback and Control System," Joseph J Distefano III et al., Schaum's Outlines, TMH, 2nd Edition 2007.

| | LES OF COMMUNICATION SYST SEMESTER – IV (EC/TC) ice Based Credit System (CBCS) | | |
|---|--|------------------|----------|
| Course Code | 17EC44 | CIE Marks | 40 60 |
| Number of Lecture Hours/Week | 04 | SEE Marks | |
| Total Number of Lecture Hours | 50 (10 Hours per Module) | Exam Hours | 03 |
| | CREDITS – 04 | | |
| Course objectives: This course Design simple systems for | rse will enable students to: generating and demodulating AM | , DSB, SSB and V | SB |
| signals. | | , , | |
| • Understand the concepts systems. | in Angle modulation for the design | of communication | n |
| 5 | generating and demodulating free | quency modulated | |
| 6 | dom process and various types of : | noise. | |

- Evaluate the performance of the communication system in presence of noise.
- Analyze pulse modulation and sampling techniques.

Module – 1

AMPLITUDE MODULATION: Introduction, Amplitude Modulation: Time & Frequency – Domain description, Switching modulator, Envelop detector.

DOUBLE SIDE BAND-SUPPRESSED CARRIER MODULATION: Time and Frequency – Domain description, Ring modulator, Coherent detection, Costas Receiver, Quadrature Carrier Multiplexing.

SINGLE SIDE-BAND AND VESTIGIAL SIDEBAND METHODS OF MODULATION: SSB Modulation, VSB Modulation, Frequency Translation, Frequency- Division Multiplexing, Theme Example: VSB Transmission of Analog and Digital Television. (Chapter 3 of Text). **L1, L2, L3**

Module – 2

ANGLE MODULATION: Basic definitions, Frequency Modulation: Narrow Band FM, Wide Band FM, Transmission bandwidth of FM Signals, Generation of FM Signals, Demodulation of FM Signals, FM Stereo Multiplexing, Phase–Locked Loop: Nonlinear model of PLL, Linear model of PLL, Nonlinear Effects in FM Systems. The Superheterodyne Receiver (refer Chapter 4 of Text). **L1, L2, L3**

Module – 3

RANDOM VARIABLES & PROCESS: Introduction, Probability, Conditional Probability, Random variables, Several Random Variables. Statistical Averages: Function of a random variable, Moments, Random Processes, Mean, Correlation and Covariance function: Properties of autocorrelation function, Cross-correlation functions (refer Chapter 5 of Text).

NOISE: Shot Noise, Thermal noise, White Noise, Noise Equivalent Bandwidth (refer Chapter 5 of Text), Noise Figure (refer Section 6.7 of Text). **L1, L2, L3**

Module – 4

NOISE IN ANALOG MODULATION: Introduction, Receiver Model, Noise in DSB-SC receivers, Noise in AM receivers, Threshold effect, Noise in FM receivers, Capture effect, FM threshold effect, FM threshold reduction, Pre-emphasis and De-emphasis in FM (refer Chapter 6 of Text). **L1, L2, L3**

Module – 5

DIGITAL REPRESENTATION OF ANALOG SIGNALS: Introduction, Why Digitize Analog Sources?, The Sampling process, Pulse Amplitude Modulation, Time Division Multiplexing, Pulse-Position Modulation, Generation of PPM Waves, Detection of PPM Waves, The Quantization Process, Quantization Noise, Pulse-Code Modulation: Sampling, Quantization, Encoding, Regeneration, Decoding, Filtering, Multiplexing (refer Chapter 7 of Text), Application to Vocoder (refer Section 6.8 of Reference Book 1). **L1, L2, L3**

Course Outcomes: At the end of the course, students will be able to:

- Determine the performance of analog modulation schemes in time and frequency domains.
- Determine the performance of systems for generation and detection of modulated analog signals.
- Characterize analog signals in time domain as random processes and in frequency domain using Fourier transforms.
- Characterize the influence of channel on analog modulated signals
- Determine the performance of analog communication systems.
- Understand the characteristics of pulse amplitude modulation, pulse position modulation and pulse code modulation systems.

Text Book:

Communication Systems, Simon Haykins & Moher, 5th Edition, John Willey, India Pvt. Ltd, 2010, ISBN 978 – 81 – 265 – 2151 – 7.

- 1. Modern Digital and Analog Communication Systems, B. P. Lathi, Oxford University Press., 4th edition.
- 2. An Introduction to Analog and Digital Communication, Simon Haykins, John Wiley India Pvt. Ltd., 2008, ISBN 978-81-265-3653-5.
- 3. **Principles of Communication Systems**, H.Taub & D.L.Schilling, TMH, 2011.
- 4. **Communication Systems**, Harold P.E, Stern Samy and A.Mahmond, Pearson Edition, 2004.
- 5. **Communication Systems**: **Analog and Digital**, R.P.Singh and S.Sapre: TMH 2nd edition, 2007.

| | EAR INTEGRATED CIRCUITS SEMESTER – IV (EC/TC) e Based Credit System (CBCS) | Scheme] | |
|----------------------------------|--|------------|----|
| Course Code | 17EC45 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50 (10 Hours per Module) | Exam Hours | 03 |

CREDITS - 04

Course objectives: This course will enable students to:

- Define and describe various parameters of Op-Amp, its characteristics and specifications.
- Discuss the effects of Input and Output voltage ranges upon Op-Amp circuits.
- Sketch and Analyze Op-Amp circuits to determine Input Impedances, output Impedances and other performance parameters.
- Sketch and Explain typical Frequency Response graphs for each of the Filter circuits showing Butterworth and Chebyshev responses where ever appropriate.
- Describe and Sketch the various switching circuits of Op-Amps and analyze its operations.
- Differentiate between various types of DACs and ADCs and evaluate the performance of each with neat circuit diagrams and assuming suitable inputs.

Module – 1

Operational Amplifier Fundamentals:

Basic Op-amp circuit, Op-Amp parameters – Input and output voltage, CMRR and PSRR, offset voltages and currents, Input and output impedances, Slew rate and Frequency limitations. **OP-Amps as DC Amplifiers** – Biasing OP-amps, Direct coupled voltage followers, Non-inverting amplifiers, inverting amplifiers, Summing amplifiers, and Difference amplifiers. Interpretation of OP-amp LM741 & TL081 datasheet. **(Text1) L1, L2,L3**

Module – 2

Op-Amps as AC Amplifiers: Capacitor coupled voltage follower, High input impedance – Capacitor coupled voltage follower, Capacitor coupled non inverting amplifiers, High input impedance – Capacitor coupled Non inverting amplifiers, Capacitor coupled inverting amplifiers, setting the upper cut-off frequency, Capacitor coupled difference amplifier.

OP-Amp Applications: Voltage sources, current sources and current sinks, current amplifiers, instrumentation amplifier, precision rectifiers.**(Text1) L1, L2,L3**

Module – 3

More Applications : Limiting circuits, Clamping circuits, Peak detectors, Sample and hold circuits, V to I and I to V converters, Differentiating Circuit, Integrator Circuit, Phase shift oscillator, Wien bridge oscillator, Crossing detectors, inverting Schmitt trigger. **(Text 1)**

Log and antilog amplifiers, Multiplier and divider. (Text2) L1, L2,L3

Module – 4

Active Filters: First order and second order active Low-pass and high pass filters, Bandpass Filter, Bandstop Filter. (Text 1)

Voltage Regulators: Introduction, Series Op-amp regulator, IC voltage regulators. 723 general purpose regulators. **(Text 2) L1, L2,L3**

Module – 5

Phase locked loop: Basic Principles, Phase detector/comparator, VCO. **DAC and ADC convertor**: DAC using R-2R, ADC using Successive approximation.

Other IC Application: 555 timer, Basic timer circuit, 555 timer used as astable and monostable multivibrator. **(Text 2) L1, L2,L3**

Course Outcomes: After studying this course, students will be able to:

- Explain Op-Amp circuit and parameters including CMRR, PSRR, Input & Output Impedances and Slew Rate.
- Design Op-Amp based Inverting, Non-inverting, Summing & Difference Amplifier, and AC Amplifiers including Voltage Follower.
- Test circuits of Op-Amp based Voltage/ Current Sources & Sinks, Current, Instrumentation and Precision Amplifiers.
- Test circuits of Op-Amp based linear and non-linear circuits comprising of limiting, clamping, Sample & Hold, Differentiator/ Integrator Circuits, Peak Detectors, Oscillators and Multiplier & Divider.
- Design first & second order Low Pass, High Pass, Band Pass, Band Stop Filters and Voltage Regulators using Op-Amps.

• Explain applications of linear ICs in phase detector, VCO, DAC, ADC and Timer.

Text Books:

- 1. "Operational Amplifiers and Linear IC's", David A. Bell, 2nd edition, PHI/Pearson, 2004. ISBN 978-81-203-2359-9.
- 2. "Linear Integrated Circuits", D. Roy Choudhury and Shail B. Jain, 4thedition, Reprint 2006, New Age International ISBN 978-81-224-3098-1.

- 1. Ramakant A Gayakwad, "Op-Amps and Linear Integrated Circuits", Pearson, 4th Ed, 2015. ISBN 81-7808-501-1.
- **2.** B Somanathan Nair, "Linear Integrated Circuits: Analysis, Design & Applications," Wiley India, 1st Edition, 2015.
- **3.** James Cox, "Linear Electronics Circuits and Devices", Cengage Learning, Indian Edition, 2008, ISBN-13: 978-07-668-3018-7.
- **4.** Data Sheet: http://www.ti.com/lit/ds/symlink/tl081.pdf.

| | MICROPROCESSO | RS | | | | |
|--|--|----------------------|----------------|--|--|--|
| | SEMESTER – IV (EC | | | | | |
| | per Choice Based Credit Syste | | T | | | |
| Course Code | | 40 | | | | |
| Number of Lecture Hours/Week | Hours/Week | | | | | |
| Total Number of Lecture Hours40 (08 Hours per Module)Exam Hours03 | | | | | | |
| | CREDITS – 03 | | | | | |
| Course objectives: | This course will enable students | s to: | | | | |
| | architecture of 8086 microproce icroprocessor using Assembly Le | | | | | |
| Use Procedures in | · · | ver banguage | | | | |
| | facing of 16 bit microprocessor | with memory and pe | ripheral chips | | | |
| involving system | | | | | | |
| 0.0 | Von-Neumann, Harvard, CISC & | RISC CPU architect | ure. | | | |
| | Module -1 | | | | | |
| 8086 PROCESSOR | : Historical background (refer Re | eference Book 1), 80 | 86 CPU | | | |
| Architecture (1.1 – 1 | 1.3 of Text). | | | | | |
| Addressing modes | Machine language instruction fo | ormats (2221 of T | evt) | | | |
| Addressing modes, | machine language mistruction lo | mats. (2.2, 2.1 01 1 | extj. | | | |
| INSTRUCTION SE | T OF 8086: Data transfer | and arithmetic | instructions. | | | |
| Control/Branch In | structions, Illustration of th | ese instructions w | vith example | | | |
| programs (2.3 of Tex | xt). L1, L2, L3 | | | | | |
| | Module -2 | | | | | |
| Logical Instruction | s, String manipulation instru | actions, Flag mani | oulation and | | | |
| Processor control | instructions, Illustration of the | hese instructions v | vith example | | | |
| programs. Assembl | er Directives and Operators, A | ssembly Language | Programming | | | |
| and example progra | ams (2.3, 2.4, 3.4 of Text). L1, L 2 | 2, L3 | | | | |
| | | | | | | |
| Staal and Internet | Module -3 | | | | | |
| Stack and Interrup | ck, Stack structure of 8086, P | rogramming for Sta | olz Interrunte | | | |
| | vice routines, Interrupt cycle | 0 0 | - | | | |
| | ng and Delays. (Chap. 4 of Text) | | in, interrupt | | | |
| 1 - 0 | | , ., | | | | |
| | Module -4 | | | | | |
| - | ration and Timings: | ion avale 1/0 addres | aina | | | |
| | rganization, General Bus operat processor activities, Minimum m | | | | | |
| | n Mode 8086 system and Timing | | | | | |
| | | | | | | |
| Basic Peripherals | and their Interfacing with | h 8086 (Part 1): | Static RAM | | | |
| 0 | 86 (5.1.1), Interfacing I/O ports | | - | | | |
| | Mode, Interfacing simple switch | es and simple LED | s using 8255 | | | |
| (Reter 5.3, 5.4, 5.5 | of Text). L1, L2, L3 | | | | | |
| | | | | | | |

Module 5

Basic Peripherals and their Interfacing with 8086 (Part 2): Interfacing ADC-0808/0809, DAC-0800, Stepper Motor using 8255 (5.6.1, 5.7.2, 5.8). Timer 8254 – Mode 0 & 3 and Interfacing programmes for

(5.6.1, 5.7.2, 5.8). Timer 8254 – Mode 0 & 3 and Interfacing programmes for these modes (refer 6.1 of Text).

INT 21H DOS Function calls - for handling Keyboard and Display (refer Appendix-B of Text).

Von-Neumann & Harvard CPU architecture and CISC & RISC CPU architecture (refer Reference Book 1). **L1, L2, L3**

Course Outcomes: At the end of the course students will be able to:

- Explain the History of evaluation of Microprocessors, Architecture and instruction set of 8086, CISC & RISC, Von-Neumann & Harvard CPU Architecture, Configuration & Timing diagrams of 8086 and Instruction set of 8086.
- Write 8086 Assembly level programs using the 8086 instruction set
- Write modular programs using procedures.
- Write 8086 Stack and Interrupts programming.
- Interface 8086 to Static memory chips and 8255, 8254, 0808 ADC, 0800 DAC, Keyboard, Display and Stepper motors.
- Use INT 21 DOS interrupt function calls to handle Keyboard and Display.

Text Book:

Advanced Microprocessors and Peripherals - A.K. Ray and K.M. Bhurchandi, TMH, 3rd Edition, 2012, ISBN 978-1-25-900613-5.

- 1. **Microprocessor and Interfacing** Douglas V Hall, SSSP Rao, 3rd edition TMH, 2012.
- 2. Microcomputer systems-The 8086 / 8088 Family Y.C. Liu and A. Gibson, 2nd edition, PHI -2003.
- 3. The 8086 Microprocessor: Programming & Interfacing the PC Kenneth J Ayala, CENGAGE Learning, 2011.
- 4. The Intel Microprocessor, Architecture, Programming and Interfacing Barry B. Brey, 6e, Pearson Education / PHI, 2003.

| | MICROPROCESSOR L | AB | | | | |
|--|--|--------------------|--------------------|--|--|--|
| | SEMESTER – IV (EC/ | TC) | | | | |
| [As per Choice Based Credit System (CBCS) Scheme] | | | | | | |
| Laboratory Code17ECL47CIE Marks40 | | | | | | |
| Number of Lecture | 01Hr Tutorial (Instructions) | SEE Marks | 60 | | | |
| Hours/Week | + 02 Hours Laboratory | | | | | |
| RBT Level | L1, L2, L3 | Exam Hours | 03 | | | |
| | CREDITS - 02 | | | | | |
| Course objectives: T | nis course will enable students t | o: | | | | |
| • Get familiarize | with 8086 instructions and DOS | 21H interrupts a | nd function calls. | | | |
| • Develop and tes | t assembly language programs t | o use instructions | s of 8086. | | | |
| • Get familiarize | with interfacing of various periph | neral devices with | 8086 | | | |
| microprocessor | for simple applications. | | | | | |
| | | | | | | |
| Laboratory Experime | ents: | | | | | |
| 1. Programs involvi | ng: | | | | | |
| _ _ | | | | | | |
| Data transfer instru | | | | | | |
| , . | ata transfer in different address | sing Modes | | | | |
| ii) Block move (with a | 1 / | | | | | |
| iii) Block interchange | | | | | | |
| 2. Programs involvi | ng: | | | | | |
| | | | | | | |
| Arithmetic & logical | — | | | | | |
| , | raction of multi precision nos. | | | | | |
| , 1 | Division of signed and unsigned | d Hexadecimal no | s. | | | |
| iii) ASCII adjustment | | | | | | |
| iv) Code conversions. | | | | | | |
| 3. Programs involvi | ng: | | | | | |
| - | structions like checking: | | | | | |
| , | a is positive or negative | | | | | |
| ii) Whether given dat | a is odd or even | | | | | |
| iii) Logical 1's and 0's | in a given data | | | | | |
| iv) 2 out 5 code | | | | | | |
| v) Bit wise and nibbl | | | | | | |
| 1 Drograma invalui | e wise palindrome | | | | | |
| 4. Programs involvi | - | | | | | |
| Branch/ Loop instru | ng: | | | | | |
| Branch/ Loop instru | ng: actions like | rgest and smalles | t nos., Ascending | | | |
| Branch/ Loop instru i) Arrays: addition/s | ng: actions like subtraction of N nos., Finding lar | rgest and smalles | t nos., Ascending | | | |
| Branch/ Loop instruiti) Arrays: addition/sand descending order | ng: actions like subtraction of N nos., Finding lar | | | | | |

5. Programs involving

String manipulation like string transfer, string reversing, searching for a string.

6. Programs involving

Programs to use DOS interrupt INT 21h Function calls for Reading a Character from keyboard, Buffered Keyboard input, Display of character/ String on console.

7. Interfacing Experiments:

Experiments on interfacing 8086 with the following interfacing modules through DIO (Digital Input/Output - PCI bus compatible card / 8086 Trainer)

- 1. Matrix keyboard interfacing
- 2. Seven segment display interface
- 3. Logical controller interface
- 4. Stepper motor interface
- 5. ADC and DAC Interface (8 bit)
- **6.** Light dependent resistor (LDR), Relay and Buzzer Interface to make light operated switches

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- Write and execute 8086 assembly level programs to perform data transfer, arithmetic and logical operations.
- Understand assembler directives, branch, loop operations and DOS 21H Interrupts.
- Write and execute 8086 assembly level programs to sort and search elements in a given array.
- Perform string transfer, string reversing, searching a character in a string with string manipulation instructions of 8086.
- Utilize procedures and macros in programming 8086.
- Demonstrate the interfacing of 8086 with 7 segment display, matrix keyboard, logical controller, stepper motor, ADC, DAC, and LDR for simple applications.

Conduct of Practical Examination:

- All laboratory experiments are to be included for practical examination.
- For examination, one question from software and one question from hardware interfacing to be set.
- Students are allowed to pick one experiment from the lot.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

| | LINEAR ICS AND COMMUNI | CATION LAB | | | |
|---|---|-----------------------|-------------|--|--|
| | SEMESTER – IV (EC | • | | | |
| [As per Choice Based Credit System (CBCS) Scheme] | | | | | |
| Laboratory Code 17ECL48 CIE Marks 40 | | | | | |
| Number of Lecture Hours/Week | 01Hr Tutorial (Instructions) + 02 Hours Laboratory | SEE Marks | 60 | | |
| RBT Level | L1, L2, L3 | Exam Hours | 03 | | |
| <u> </u> | CREDITS – 02 This laboratory course enables | | | | |
| operations. • Design, Demor | nstrate and Analyze analog syste nstrate and Analyze balance mod nd Analyze pulse sampling and lents: | lulation and freque | | | |
| 1. Design an instrur amplifiers. | nentation amplifier of a different | tial mode gain of 'A' | using three | | |
| 2. Design of RC Phas | e shift and Wien's bridge oscilla | tors using Op-amp | | | |
| 3. Design active seco | nd order Butterworth low pass a | and high pass filter | s. | | |
| | R Op-Amp Digital to Analog Con nes and (ii) by generating digital | | | | |
| 5. Design Adder, Inte | egrator and Differentiator using | Op-Amp. | | | |
| 6. Design of Monosta | ble and Astable Multivibrator u | sing 555 Timer. | | | |
| 7. Demonstrate Pulse | e sampling, flat top sampling an | d reconstruction. | | | |
| 8. Amplitude modula | tion using transistor/FET (Gene | eration and detection | on). | | |
| 9. Frequency modula | ation using IC 8038/2206 and d | lemodulation. | | | |
| 10. Design BJT/FET | Mixer. | | | | |
| 1. DSBSC generation | n using Balance Modulator IC 14 | 496/1596. | | | |
| 2. Frequency synthe | | | | | |

Course Outcomes: This laboratory course enables students to:

- Illustrate the pulse and flat top sampling techniques using basic circuits.
- Demonstrate addition and integration using linear ICs, and 555 timer operations to generate signals/pulses.
- Demonstrate AM and FM operations and frequency synthesis.
- Design and illustrate the operation of instrumentation amplifier, LPF, HPF, DAC and oscillators using linear IC.

Conduct of Practical Examination:

- All laboratory experiments are to be included for practical examination.
- Students are allowed to pick one experiment from the lot.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

B.E E&C FIFTH SEMESTER SYLLABUS

| | EMENT AND ENTRE | | |
|--|---|---|--|
| 0 | | er, EC/TC/EI/BM/M | |
| Course Code | 15ES51 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50 (10 Hours / Module) | Exam Hours | 03 |
| | | DITS - 04 | I |
| Understand theUnderstand ProIdentify the Man | ic skills of Managem need for Entreprene ject identification an | ent eurs and their skills d Selection and Social responsibil | lities |
| | Μα | dule-1 | |
| | | | |
| | Nature, Importance, eaning, Types and S | • - • - | Limitations of Planning king(Selected topics from |
| | Мо | dule-2 | |
| only), Departmentalis | s of Organizing, Spa ation, Committees–M of Authority and Re | an of Management (r Ieaning, Types of Cor esponsibility; Staffin | neaning and importance mmittees; Centralization g -Need and Importance |
| | Nature of Motivatio | l Requirements of Effort, Motivation Theo | ective Direction, Giving ories (Maslow's Need- |
| Hierarchy Theory an Importance and Purp Behavioural Approac Coordination; Contro Essentials of Effective | poses of Communic h of Leadership; Co lling – Meaning, Ne e Control System, St | ation; Leadership-Me oordination-Meaning, ed for Control Syste | munication – Meaning, eaning, Characteristics, Types, Techniques of m, Benefits of Control, ss (Selected topics from |
| Hierarchy Theory an Importance and Purp Behavioural Approac Coordination; Contro | poses of Communic h of Leadership; Co lling – Meaning, Ne e Control System, St 19, Text 1). L1, L2 | ation; Leadership-Me oordination-Meaning, ed for Control Syste | munication – Meaning, eaning, Characteristics, Types, Techniques of m, Benefits of Control, |

Entrepreneurship: Definition of Entrepreneur, Importance of Entrepreneurship, concepts of Entrepreneurship, Characteristics of successful Entrepreneur, Classification of Entrepreneurs, Myths of Entrepreneurship, Entrepreneurial Development models, Entrepreneurial development cycle, Problems faced by Entrepreneurs and capacity

building for Entrepreneurship (Selected topics from Chapter 2, Text 2). L1, L2

Module-4

Modern Small Business Enterprises: Role of Small Scale Industries, Impact of Globalization and WTO on SSIs, Concepts and definitions of SSI Enterprises, Government policy and development of the Small Scale sector in India, Growth and Performance of Small Scale Industries in India, Sickness in SSI sector, Problems for Small Scale Industries, Ancillary Industry and Tiny Industry (Definition only) (Selected topics from Chapter1, Text 2).

Institutional Support for Business Enterprises: Introduction, Policies & Schemes of Central Level Institutions, State Level Institutions (Selected topics from Chapter 4, Text 2). **L1, L2**

Module-5

Projects Management: AProject. Search for a Business idea: Introduction, Choosing an Idea, Selection of product, The Adoption process, Product Innovation, Product Planning and Development Strategy, Product Planning and Development Process. Concepts of Projects and Classification: Introduction, Meaning of Projects, Characteristics of a Project, Project Levels, Project Classification, Aspects of a Project, The project Cycle, Features and Phases of Project management, Project Management Processes. Project Identification: Feasibility Report, Project Feasibility Analysis. Project Formulation: Meaning, Steps in Project formulation, Sequential Stages of Project Formulation, Project Evaluation.

Project Design and Network Analysis: Introduction, Importance of Network Analysis, Origin of PERT and CPM, Network, Network Techniques, Need for Network Techniques, Steps in PERT, CPM, Advantages, Limitations and Differences.

(Selected topics from Chapters 16 to 20 of Unit 3, Text 3). L1, L2, L3

Course Outcomes: After studying this course, students will be able to:

- Understand the fundamental concepts of Management and Entrepreneurship
- Select a best Entrepreneurship model for the required domain of establishment
- Describe the functions of Managers, Entrepreneurs and their social responsibilities
- Compare various types of Entrepreneurs
- Analyze the Institutional support by various state and central government agencies

Text Books:

- 1. Principles of Management P.C Tripathi, P.N Reddy, McGraw Hill Education, 6th Edition, 2017. ISBN-13:978-93-5260-535-4.
- **2.** Entrepreneurship Development Small Business Enterprises- Poornima M Charantimath, Pearson Education 2008, ISBN 978-81-7758-260-4.
- **3.** Dynamics of Entrepreneurial Development and Management by Vasant Desai. HPH 2007, ISBN: 978-81-8488-801-2.

Reference Book:

Essentials of Management: An International, Innovation and Leadership perspective by Harold Koontz, Heinz Weihrich McGraw Hill Education, 10th Edition 2016. ISBN- 978-93-392-2286-4.

| - | emester, Electronics & Comm | <u>CCESSING</u> unication Engineer | ing / |
|--|--|---|--|
| | Telecommunication En | gineering | 0 |
| | per Choice Based Credit Syste | | 40 |
| Course Code | 17EC52 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of | 50 (10 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS – 04 | | |
| Course objectives: 1 | This course will enable students | to | |
| | requency domain sampling and | reconstruction of di | screte time |
| signals. | | | |
| • Study the proper of DFT. | ties and the development of effic | cient algorithms for t | the computation |
| • Realization of FIF | R and IIR filters in different stru | ctural forms. | |
| | ures to design of IIR filters from | the analog filters us | sing impulse |
| | ilinear transformation. | | |
| 5 | nt windows used in the design o | | |
| design appropria | te filters based on the specificat | ions. | |
| | Module-1 | • • • • | |
| | nsforms (DFT): Frequency dom | | |
| e | s. DFT as a linear transform | · | - |
| transforms. Propertie | s of DFT, multiplication of tw | wo DFTs- the circu | lar convolution. |
| | | | |
| L1, L2 | | | |
| - | Module-2 | | |
| - | Module-2 erties, use of DFT in linear filt | ering, overlap-save | and overlap-add |
| Additional DFT prope | | | |
| Additional DFT prope method. Fast-Fourier | erties, use of DFT in linear filt | Direct computation | |
| Additional DFT prope method. Fast-Fourier | erties, use of DFT in linear filt r-Transform (FFT) algorithms: 1 of the DFT (FFT algorithms). L 1 | Direct computation | |
| Additional DFT proper method. Fast-Fourier efficient computation | erties, use of DFT in linear filt r-Transform (FFT) algorithms: 1 of the DFT (FFT algorithms). L1 Module-3 | Direct computation (I, L2, L3 | of DFT, need for |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L <u>Module-3</u> m for the computation of DF | Direct computation I, L2, L3 T and IDFT-decima | of DFT, need for |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith | erties, use of DFT in linear filt r-Transform (FFT) algorithms: 1 of the DFT (FFT algorithms). L1 Module-3 | Direct computation I, L2, L3 T and IDFT-decima | of DFT, need for |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequent Structure for IIR Syste | erties, use of DFT in linear filt r-Transform (FFT) algorithms: 1 of the DFT (FFT algorithms). L Module-3 m for the computation of DF acy algorithms. Goertzel algorith Module-4 ems: Direct form, Cascade form | Direct computation I, L2, L3 T and IDFT–decima <u>im, and chirp-z trans</u> , Parallel form struct | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form aracteristics of commonly us | Direct computation I, L2, L3 T and IDFT–decima m, and chirp-z trans , Parallel form struct ed analog filter – | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L Module-3 m for the computation of DF acy algorithms. Goertzel algorith Module-4 ems: Direct form, Cascade form aracteristics of commonly us alog to analog frequency transform | Direct computation I, L2, L3 T and IDFT–decima <u>im, and chirp-z trans</u> , Parallel form struct ed analog filter – rmations. | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L Module-3 m for the computation of DF acy algorithms. Goertzel algorith Module-4 ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu | Direct computation I, L2, L3 T and IDFT–decima <u>im, and chirp-z trans</u> , Parallel form struct ed analog filter – rmations. | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 | Direct computation I, L2, L3 T and IDFT–decima <u>im, and chirp-z trans</u> , Parallel form struct ed analog filter – rmations. | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformatio | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L Module-3 m for the computation of DF acy algorithms. Goertzel algorith Module-4 ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 Module-5 | Direct computation I, L2, L3 T and IDFT-decima m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequent Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 | Direct computation I, L2, L3 T and IDFT-decima m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation Structure for FIR Sy Lattice structure. | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 <u>Module-5</u> rstems: Direct form, Linear Ph | Direct computation I, L2, L3 T and IDFT-decimation m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp mase, Frequency sam | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation Structure for FIR Sy Lattice structure. FIR filter design: Intr | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 Module-3 m for the computation of DF acy algorithms. Goertzel algorith Module-4 ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 Module-5 rstems: Direct form, Linear Ph roduction to FIR filters, design | Direct computation I, L2, L3 T and IDFT-decima m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp nase, Frequency sam | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation Structure for FIR Sy Lattice structure. FIR filter design: Intr Hamming, Hanning an | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 <u>Module-5</u> rstems: Direct form, Linear Ph roduction to FIR filters, design and Bartlett windows. L1, L2, L3 | Direct computation 1, L2, L3 T and IDFT-decima m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp hase, Frequency sam n of FIR filters usin 3 | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation Structure for FIR Sy Lattice structure. FIR filter design: Intr Hamming, Hanning an Course Outcomes: A | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 Module-3 m for the computation of DF acy algorithms. Goertzel algorith Module-4 ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 Module-5 rstems: Direct form, Linear Ph roduction to FIR filters, design and Bartlett windows. L1, L2, L3 | Direct computation I, L2, L3 T and IDFT-decimation m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp nase, Frequency sam n of FIR filters usin 3 ents will be able to: | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance mpling structure ng - Rectangular |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation Structure for FIR Sy Lattice structure. FIR filter design: Intr Hamming, Hanning an Course Outcomes: A • Determine re | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 <u>Module-5</u> rstems: Direct form, Linear Ph roduction to FIR filters, design and Bartlett windows. L1, L2, L3 After studying this course, stude esponse of LTI systems using time | Direct computation I, L2, L3 T and IDFT-decima m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp hase, Frequency sam n of FIR filters usin 3 ents will be able to: ne domain and DFT | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance mpling structure ng - Rectangular |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequen Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation Structure for FIR Sy Lattice structure. FIR filter design: Intr Hamming, Hanning an Course Outcomes: A • Determine reference • Compute DF | erties, use of DFT in linear filt r-Transform (FFT) algorithms: L of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 <u>Module-5</u> rstems: Direct form, Linear Pf roduction to FIR filters, design and Bartlett windows. L1, L2, L3 After studying this course, stude esponse of LTI systems using tim T of real and complex discrete t | Direct computation I, L2, L3 T and IDFT-decimation m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp hase, Frequency sam n of FIR filters usin 3 ents will be able to: ne domain and DFT ime signals. | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance npling structure ag - Rectangular techniques. |
| Additional DFT proper method. Fast-Fourier efficient computation Radix-2 FFT algorith decimation-in-frequent Structure for IIR Syste IIR filter design: Ch Chebyshev filters, and Design of IIR Filters Bilinear transformation Structure for FIR Sy Lattice structure. FIR filter design: Intr Hamming, Hanning an Course Outcomes: A • Determine re • Compute DF • Computation | erties, use of DFT in linear filt r-Transform (FFT) algorithms: I of the DFT (FFT algorithms). L1 <u>Module-3</u> m for the computation of DF acy algorithms. Goertzel algorith <u>Module-4</u> ems: Direct form, Cascade form, aracteristics of commonly us alog to analog frequency transfor from analog filter using Bu on. L1, L2, L3 <u>Module-5</u> rstems: Direct form, Linear Ph roduction to FIR filters, design and Bartlett windows. L1, L2, L3 After studying this course, stude esponse of LTI systems using time | Direct computation I, L2, L3 T and IDFT-decima m, and chirp-z trans , Parallel form struct ed analog filter – rmations. tterworth filter: Imp mase, Frequency sam h of FIR filters usin 3 ents will be able to: ne domain and DFT ime signals. nd linear filtering ap | of DFT, need for ation-in-time and sform. L1, L2, L3 ures. Butterworth and pulse invariance mpling structure ag - Rectangular techniques. |

Text Book:

Digital signal processing – Principles Algorithms & Applications, Proakis & Monalakis, Pearson education, 4th Edition, New Delhi, 2007.

- 1. Discrete Time Signal Processing, Oppenheim & Schaffer, PHI, 2003.
- 2. Digital Signal Processing, S. K. Mitra, Tata Mc-Graw Hill, 3rd Edition, 2010.
- 3. Digital Signal Processing, Lee Tan: Elsevier publications, 2007.

| | VERILOG HD | <u>)L</u> | |
|----------------------------|---|------------------------|---------------------|
| B.E., V Se | emester, Electronics & Com | | eering/ |
| 1 A a a | Telecommunication E | 0 0 | 1 |
| Course Code | er Choice Based Credit Sys 17EC53 | CIE Marks | 40 |
| Number of | 04 | SEE Marks | 60 |
| Lecture | | SEE Marks | 00 |
| Hours/Week | | | |
| Total Number of | 50 (10 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS – 0 | 94 | |
| Course objectives: 7 | This course will enable stude | nts to: | |
| Differentiate be | etween Verilog and VHDL des | scriptions. | |
| Learn different | Verilog HDL and VHDL cons | structs. | |
| • Familiarize the | different levels of abstraction | n in Verilog. | |
| Understand Ve | rilog Tasks and Directives. | | |
| Understand tin | ning and delay Simulation. | | |
| • Learn VHDL at | design levels of data flow, be | ehavioral and struc | tural for effective |
| modeling of dig | gital circuits. | | |
| | | | |
| | Module-1 | | |
| Overview of Digital | Design with Verilog HDL | | |
| | nergence of HDLs, typical HD | L-flow, why Verilog | HDL?, trends in |
| HDLs. (Text1) | | | |
| Hierarchical Modeli | · · | | |
| - | n-up design methodology, dil | | |
| · - | arts of a simulation, design b | lock, stimulus blocl | k. (Text1) |
| L1, L2, L3 | Madada O | | |
| Dania Componeta | Module-2 | | |
| Basic Concepts | | ····· | (|
| Modules and Ports | data types, system tasks, con | mpher directives. (1 | ext1) |
| | ort declaration, connecting | norta hiororphical | nomo roforonoina |
| (Text1) L1, L2, L3 | ort declaration, connecting | ports, incrarcincar | manie relerencing |
| (ICALI) DI, DZ, DS | Module-3 | | |
| Gate-Level Modeling | | | |
| | s c Verilog gate primitives, des | scription of and/or | and huf/not type |
| 6 | urn-off delays, min, max, and | - / | , , , |
| Dataflow Modeling | and on delays, min, max, and | a typical delays. (ie. | Ally |
| - | nents, delay specification, | expressions one | rators, operands |
| operator types. (Text) | | | - active, operation |
| <u></u> | Module-4 | | |
| Behavioral Modeling | | | |
| • | s res, initial and always, blo | cking and non-blo | cking statements |
| delay control, gener | | 0 | 0 |
| | ale statement, event contro | DI. CONDITIONAL STAT | |
| | | | |
| | uential and parallel blocks. | | |
| Introduction to VHI | uential and parallel blocks. Module-5 | | |

Design tool flow, Font conventions.

Entities and Architectures: Introduction, A simple design, Design entities, Identifiers, Data objects, Data types, and Attributes. (Text 2) **L1, L2, L3**

Course Outcomes: At the end of this course, students should be able to

- Write Verilog programs in gate, dataflow (RTL), behavioral and switch modeling levels of Abstraction.
- Write simple programs in VHDL in different styles.
- Design and verify the functionality of digital circuit/system using test benches.
- Identify the suitable Abstraction level for a particular digital design.
- Write the programs more effectively using Verilog tasks and directives.
- Perform timing and delay Simulation.

Text Books:

- 1. Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", Pearson Education, Second Edition.
- 2. Kevin Skahill, "VHDL for Programmable Logic", PHI/Pearson education, 2006.

- 1. Donald E. Thomas, Philip R. Moorby, "The Verilog Hardware Description Language", Springer Science+Business Media, LLC, Fifth edition.
- 2. Michael D. Ciletti, "Advanced Digital Design with the Verilog HDL" Pearson (Prentice Hall), Second edition.
- 3. Padmanabhan, Tripura Sundari, "Design through Verilog HDL", Wiley, 2016 or earlier.

| B.E., V Se | <u>INFORMATION THEORY A</u> mester, Electronics & Comm | | ering / |
|--|--|--|--|
| | Telecommunication En | | _ |
| [As <u>r</u> Course Code | per Choice Based Credit Syst 17EC54 | em (CBCS) Scheme CIE Marks | ej 40 |
| Number of | 04 | SEE Marks | 60 |
| Lecture | 04 | SEE MAIKS | 00 |
| Hours/Week | | | |
| Total Number of | 50 (10 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | 00 (10 110a10 / 110aa10) | | |
| | CREDITS – 04 | • | |
| Course Objectives | This course will enable stude | nts to: | |
| • | e concept of Entropy, Rate of i | | er of the source |
| | to dependent and independen | | |
| | source encoding algorithms. | | |
| Model discrete | & continuous communication | i channels. | |
| • Study various | error control coding algorithm | s. | |
| | Module-1 | | |
| Information Theor | y: Introduction, Measure of in | nformation, Inform | ation content o |
| | nformation content of symbol | | |
| e . e | n content of symbols in Lor | 6 I | - |
| • | Information Sources, Entrop | • | |
| | | y and information | Tate of Marko |
| Sources (Section 4.1 | , 4.2 of Text 1). L1, L2, L3 | | |
| | Module-2 | | |
| - | urce coding theorem, Prefix | Codes, Kraft McM | lillan Inequalit |
| property – KMI (Sect | ion 2.2 of Text 2). | | |
| Encoding of the Sou | rce Output, Shannon's Encodi | ng Algorithm (Secti | ons 4.3, 4.3.1 d |
| Text 1). | | | |
| Shannon Fano End | coding Algorithm, Huffman o | codes, Extended H | luffman coding |
| | | | |
| L1, L2, L3 | empel – Ziv Algorithm (Section | | |
| | empel – Ziv Algorithm (Section | 18 5.0, 5.7, 5.8, 5.10 |) 01 Text 3J. |
| <i>L</i> 1, <i>L</i> 2, <i>L</i> 3 | | 18 5.0, 5.7, 5.8, 5.10 | |
| | Module-3 | · · · · | |
| Information Chann | Module-3 els: Communication Channels | (Section 4.4 of Tex | st 1). |
| Information Chann Channel Models, Ch | Module-3 els: Communication Channels annel Matrix, Joint probabilty | (Section 4.4 of Tex Matrix, Binary Syn | xt 1). nmetric Channe |
| Information Chann Channel Models, Ch System Entropies, | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chann | ct 1). nmetric Channe nel Capacity of |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel Channel, Binary Erasure Chan | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo | ct 1). nmetric Channe nel Capacity of |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel Channel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo | ct 1). nmetric Channe nel Capacity of |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections 4 | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel hannel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo | ct 1). nmetric Channe nel Capacity of |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections 4 Error Control Codin | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel Channel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo . L1, L2, L3 | ct 1). nmetric Channe nel Capacity of orem, Contineu |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections Error Control Codin Introduction, Examp | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel hannel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: bles of Error control coding, m | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo L 1, L2, L3 nethods of Controlli | nt 1). nmetric Channe nel Capacity of orem, Contineu ng Errors, Typ |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections Error Control Codin Introduction, Examp of Errors, types of | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel channel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: bles of Error control coding, m Codes, Linear Block Codes: | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo L L1, L2, L3 nethods of Controlli matrix description | at 1). nmetric Channe nel Capacity of orem, Contineu ng Errors, Typ of Linear Blo |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections Error Control Codin Introduction, Examp of Errors, types of Codes, Error Detecti | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel hannel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: bles of Error control coding, m Codes, Linear Block Codes: on and Error Correction Capal | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo L1, L2, L3 nethods of Controlli matrix description bilities of Linear Blo | nmetric Channe nel Capacity of orem, Contineu ng Errors, Typ of Linear Bloo ock Codes, Sing |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections Error Control Codin Introduction, Examp of Errors, types of Codes, Error Detecti Error Correcting har | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel hannel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: oles of Error control coding, m Codes, Linear Block Codes: on and Error Correction Capal nming Codes, Table lookup De | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo L1, L2, L3 nethods of Controlli matrix description bilities of Linear Blo coding using Stand | at 1). nmetric Channe nel Capacity of orem, Contineu ng Errors, Typ of Linear Bloo ock Codes, Sing ard Array. |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections Error Control Codin Introduction, Examp of Errors, types of Codes, Error Detecti Error Correcting har Binary Cyclic Code | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel channel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: oles of Error control coding, m Codes, Linear Block Codes: on and Error Correction Capal nming Codes, Table lookup De s: Algebraic Structure of Cyclio | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chanr nel, Muroga,s Theo L L1, L2, L3 nethods of Controlli matrix description bilities of Linear Blo coding using Stand c Codes, Encoding u | at 1). nmetric Channe nel Capacity of orem, Contineu ng Errors, Typ of Linear Bloo ock Codes, Sing ard Array. |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections Error Control Codin Introduction, Examp of Errors, types of Codes, Error Detecti Error Correcting har Binary Cyclic Code Shift register, Syndr | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel hannel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: oles of Error control coding, m Codes, Linear Block Codes: on and Error Correction Capal nming Codes, Table lookup De s: Algebraic Structure of Cyclic ome Calculation, Error Detecti | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chann nel, Muroga,s Theo L L1, L2, L3 nethods of Controlli matrix description bilities of Linear Blo coding using Stand c Codes, Encoding u on and Correction | at 1). nmetric Channe nel Capacity of orem, Contineu ng Errors, Typ of Linear Bloo ock Codes, Sing ard Array. |
| Information Chann Channel Models, Ch System Entropies, Binary Symmetric C Channels (Sections Channels (Sections Error Control Codin Introduction, Examp of Errors, types of Codes, Error Detecti Error Correcting har Binary Cyclic Code Shift register, Syndr | Module-3 els: Communication Channels annel Matrix, Joint probabilty Mutual Information, Channel channel, Binary Erasure Chan 4.2, 4.3, 4.4, 4.6, 4.7 of Text 3) Module-4 ng: oles of Error control coding, m Codes, Linear Block Codes: on and Error Correction Capal nming Codes, Table lookup De s: Algebraic Structure of Cyclio | (Section 4.4 of Tex Matrix, Binary Syn Capacity, Chann nel, Muroga,s Theo L L1, L2, L3 nethods of Controlli matrix description bilities of Linear Blo coding using Stand c Codes, Encoding u on and Correction | at 1). nmetric Channe nel Capacity of orem, Contineu ng Errors, Typ of Linear Bloo ock Codes, Sing ard Array. |

Some Important Cyclic Codes: Golay Codes, BCH Codes(Section 8.4 – Article 5 of Text 2).

Convolution Codes: Convolution Encoder, Time domain approach, Transform domain approach, Code Tree, Trellis and State Diagram, The Viterbi Algorithm) (Section 8.5 – Articles 1,2 and 3, 8.6- Article 1 of Text 2). **L1, L2, L3**

Course Outcomes: At the end of the course the students will be able to:

- Explain concept of Dependent & Independent Source, measure of information, Entropy, Rate of Information and Order of a source
- Represent the information using Shannon Encoding, Shannon Fano, Prefix and Huffman Encoding Algorithms
- Model the continuous and discrete communication channels using input, output and joint probabilities
- Determine a codeword comprising of the check bits computed using Linear Block codes, cyclic codes & convolutional codes
- Design the encoding and decoding circuits for Linear Block codes, cyclic codes, convolutional codes, BCH and Golay codes.

Text Books:

- 1. Digital and analog communication systems, K. Sam Shanmugam, John Wiley India Pvt. Ltd, 1996.
- 2. Digital communication, Simon Haykin, John Wiley India Pvt. Ltd, 2008.
- 3. Information Theory and Coding, Muralidhar Kulkarni, K.S. Shivaprakasha, Wiley India Pvt. Ltd, 2015, ISBN:978-81-265-5305-1.

- 1. ITC and Cryptography, Ranjan Bose, TMH, II edition, 2007
- Principles of digital communication, J. Das, S. K. Mullick, P. K. Chatterjee, Wiley, 1986 - Technology & Engineering
- 3. Digital Communications Fundamentals and Applications, Bernard Sklar, Second Edition, Pearson Education, 2016, ISBN: 9780134724058.
- 4. Information Theory and Coding, K.N.Haribhat, D.Ganesh Rao, Cengage Learning, 2017.

<u>NANOELECTRONICS</u> B.E., V Semester, Electronics & Communication Engineering / Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC551 | CIE Marks | 40 |
|-------------------|-----------------------|------------|----|
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 40 (8 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS - 03 | | |

Course Objectives: This course will enable students to:

- Enhance basic engineering science and technical knowledge of nanoelectronics.
- Explain basics of top-down and bottom-up fabrication process, devices and systems.
- Describe technologies involved in modern day electronic devices.
- Know various nanostructures of carbon and the nature of the carbon bond itself.
- Learn the photo physical properties of sensor used in generating a signal.

Module-1

Introduction: Overview of nanoscience and engineering. Development milestones in microfabrication and electronic industry. Moore's law and continued miniaturization, Classification of Nanostructures, Electronic properties of atoms and solids: Isolated atom, Bonding between atoms, Giant molecular solids, Free electron models and energy bands, crystalline solids, Periodicity of crystal lattices, Electronic conduction, effects of nanometerlength scale, Fabrication methods: Top down processes, Bottom up processes methods for templating the growth of nanomaterials, ordering of nanosystems (Text 1). **L1, L2**

Module-2

Characterization: Classification, Microscopic techniques, Field ion microscopy, scanning probe techniques, diffraction techniques: bulk and surface diffraction techniques (Text 1).

Inorganic semiconductor nanostructures: overview of semiconductor physics. Quantum confinement in semiconductor nanostructures: quantum wells, quantum wires, quantum dots, super-lattices, band offsets, electronic density of states (Text 1). **L1, L2**

Module-3

Fabrication techniques: requirements of ideal semiconductor, epitaxial growth of quantum wells, lithography and etching, cleaved-edge over growth, growth of vicinal substrates, strain induced dots and wires, electrostatically induced dots and wires, Quantum well width fluctuations, thermally annealed quantum wells, semiconductor nanocrystals, collidal quantum dots, self-assembly techniques.(Text 1).

Physical processes: modulation doping, quantum hall effect, resonant tunneling, charging effects, ballistic carrier transport, Inter band absorption, intraband absorption, Light emission processes, phonon bottleneck, quantum confined stark effect, nonlinear effects, coherence and dephasing, characterization of semiconductor nanostructures: optical electrical and structural (Text 1). **L1, L2**

Module-4

Carbon Nanostructures: Carbon molecules, Carbon Clusters, Carbon Nanotubes, application of Carbon Nanotubes. (Text 2) **L1, L2**

Module-5

Nanosensors: Introduction, What is Sensor and Nanosensors?, What makes them Possible?, Order From Chaos, Characterization, Perception, Nanosensors Based On Quantum Size Effects, Electrochemical Sensors, Sensors Based On Physical Properties, Nanobiosensors, Smart dust Sensor for the future. (Text 3)

Applications: Injection lasers, quantum cascade lasers, single-photon sources, biological tagging, optical memories, coulomb blockade devices, photonic structures, QWIP's, NEMS, MEMS (Text 1). **L1, L2**

Course Outcomes: After studying this course, students will be able to:

- Know the principles behind Nanoscience engineering and Nanoelectronics.
- Know the effect of particles size on mechanical, thermal, optical and electrical properties of nanomaterials.
- Know the properties of carbon and carbon nanotubes and its applications.
- Know the properties used for sensing and the use of smart dust sensors.
- Apply the knowledge to prepare and characterize nanomaterials.
- Analyse the process flow required to fabricate state-of-the-art transistor technology.

Text Books:

- 1. Ed Robert Kelsall, Ian Hamley, Mark Geoghegan, "Nanoscale Science and Technology", John Wiley, 2007.
- 2. Charles P Poole, Jr, Frank J Owens, "Introduction to Nanotechnology", John Wiley, Copyright 2006, Reprint 2011.
- 3. T Pradeep, "Nano: The essentials-Understanding Nanoscience and Nanotechnology", TMH.

Reference Book:

Ed William A Goddard III, Donald W Brenner, Sergey E. Lyshevski, Gerald J Iafrate, "Hand Book of Nanoscience Engineering and Technology", CRC press, 2003.

| - | | | |
|--|---|---|---|
| B.E., V Sei | nester, Electronics Telecommunic | <u>E AUTOMATA THE</u> & Communication ation Engineering dit System (CBCS) | Engineering / |
| Course Code | 17EC552 | CIE Marks | 40 |
| Number of | 03 | SEE Marks | 60 |
| Lecture | 00 | | |
| Hours/Week | | | |
| Total Number | 40 (8 Hours / | Exam Hours | 03 |
| of Lecture | Module) | | |
| Hours | | | |
| | CREI | DITS – 03 | |
| and techniques Explain finite s Know structure Understand th Threshold Logic: limitations of threshold | e basics of threshold s of fault detection tate model and mini e of sequential mach e concept of fault det <u>Mo</u> Introductory Conce shold logic, Elemen actions, Identification | logic, effect of hazar mization techniques ines, and state ident tection experiments dule-1 pts: Threshold ele ntary Properties, S n and realization of | tification ement, capabilities and Synthesis of Threshold threshold functions, The |
| Switching Circuits, combinational circui | Fault Diagnosis : H Fault detection in ts: The faults, The : Preset experiments | combinational circu Fault Table, Coverin , Adaptive experime | ds, Design of Hazard-free uits, Fault detection in ng the fault table, Fault nts, Boolean differences, 4, 8.5 of Text) |
| 21, 22, 20 | Μο | dule-3 | |
| Sequential Machine | | | sformation |
| The Finite state mo machines, State e | del and definitions, quivalence and m are, Machine equival 0.1, 10.2, 10.3, 10.4 | capabilities and li achine minimization lence, Simplification of Text) L1, L2, L3 | mitations of finite state on: k-equivalence, The of incompletely specified |
| Otarra atarana - E. O | | dule-4 | State and investor i |
| partitions: closed partitions dependency, Input of closed partitions by | artitions, The lattice lependence and aut state splitting: Cove allel decomposition. | e of closed partitior conomous clocks, C rs, The implication | State assignment using ns, Reduction of output overs and generation of graph, An application of 12.3, 12.4, 12.5, 12.6 of |
| State-Identification | | | : Experiments, Homing |
| experiments, Disting | guishing experimen | ts, Machine identif | ication, Fault detection orithm for the design of |

fault detection experiments. (Sections 13.1, 13.2, 13.3, 13.4, 13.5, 13.6, 13.7 of Text) **L1, L2, L3**

Course outcomes: At the end of the course, students should be able to:

- Explain the concept of threshold logic
- Understand the effect of hazards on digital circuits and fault detection and analysis
- Define the concepts of finite state model
- Analyze the structure of sequential machine
- Explain methods of state identification and fault detection experiments

Text Book:

Switching and Finite Automata Theory – Zvi Kohavi, McGraw Hill, 2nd edition, 2010 ISBN: 0070993874.

- 1. Fault Tolerant And Fault Testable Hardware Design-Parag K Lala, Prentice Hall Inc. 1985.
- 2. Digital Circuits and Logic Design.-Charles Roth Jr, Larry L. Kinney, Cengage Learning, 2014, ISBN: 978-1-133-62847-7.

| | OPERATING SYS | TEM | | | |
|---|---|----------------------|-------------------------|--|--|
| B.E., V Se | mester, Electronics & Com | | eering / | | |
| | Telecommunication E | ngineering | | | |
| [As per Choice Based Credit System (CBCS) Scheme] | | | | | |
| Course Code | 17EC553 | CIE Marks | 40 | | |
| Number of | 03 | SEE Marks | 60 | | |
| Lecture | | | | | |
| Hours/Week | | | | | |
| Total Number of | 40 (8 Hours / Module) | Exam Hours | 03 | | |
| Lecture Hours | | | | | |
| — | CREDITS – 03 | | | | |
| Course objectives: | This course will enable stude | nts to: | | | |
| TT 1 | | | | | |
| | e services provided by an oper | 01 | | | |
| | w processes are synchronized | | • . • | | |
| | ferent approaches of memory | management and | virtual memory | | |
| management. | , , . | C . 1 C 1 | | | |
| | e structure and organization of | • | | | |
| Understand int | erprocess communication and | d deadlock situatio | ons. | | |
| | Medula 1 | | | | |
| Introduction to One | Module-1 | | | | |
| Introduction to Ope | S, Operation of an OS, C | omputational Str | notures Dessures | | |
| - | , Efficiency, System Performa | - | - | | |
| | tch processing, Multi progra | | | | |
| | Operating Systems (Topics | _ | | | |
| Text). L1, L2 | operating systems (ropies | | , 1.0, 2.2 to 2.0 of | | |
| | Module-2 | | | | |
| Process Managemer | at: OS View of Processes, P | CB, Fundamental | State Transitions, | | |
| | User level Threads, Non-pre | | | | |
| | ng- RR and LCN, Long te | | | | |
| scheduling in a time | sharing system (Topics from | m Sections 3.3, 3 | .3.1 to 3.3.4, 3.4, | | |
| 3.4.1, 3.4.2, 4.2, 4.3 | , 4.4.1 of Text). L1, L2 | | | | |
| | Module-3 | | | | |
| | ht: Contiguous Memory alloca | . 0 | e | | |
| Allocation, Paging, Se | gmentation, Segmentation wi | th paging, Virtual | Memory | | |
| U | d Paging, Paging Hardware, V | | 1 0 | | |
| replacement policies | Topics from Sections 5.5 to 5 | .9, 6.1 to 6.3, exce | ept Optimal policy | | |
| and 6.3.1of Text). L1 | | | | | |
| | Module-4 | | · · · - · | | |
| • | ystems and IOCS, File Oper | | | | |
| | ction, Interface between File | • | | | |
| space, Implementing | file access (Topics from Section | ons 7.1 to 7.8 of Te | ext). L1, L2, L3 | | |
| Manager De 1 | Module-5 | f Manager D | | | |
| | nd Deadlocks: Overview | 0 | <u> </u> | | |
| | ailboxes, Deadlocks, Deadloc | | - | | |
| | adlock detection algorithm, | | ition (ropics from | | |
| Sections 10.1 to 10.3 | , 11.1 to 11.5 of Text). L1, L 2 | 4, LJ | | | |

Course outcomes: After studying this course, students will be able to:

- Explain the goals, structure, operation and types of operating systems.
- Apply scheduling techniques to find performance factors.
- Explain organization of file systems and IOCS.
- Apply suitable techniques for contiguous and non-contiguous memory allocation.
- Describe message passing, deadlock detection and prevention methods.

Text Book:

Operating Systems – A concept based approach, by Dhamdare, TMH, 2nd edition.

- 1. Operating systems concepts, Silberschatz and Galvin, John Wiley India Pvt. Ltd, 5th edition,2001.
- 2. Operating system-internals and design system, William Stalling, Pearson Education, 4th ed, 2006.
- 3. Design of operating systems, Tannanbhaum, TMH, 2001.

| | emester, Electron Telecommu | <u>NGINEERING MATE</u> nics & Communicat nication Engineeri Credit System (CB | ion Engineering/ ng |
|---|---|---|---|
| Course Code | 17EC554 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 03 | SEE Marks | 60 |
| Total Number of Lecture Hours | 40 (8 Hours/Module) | Exam Hours | 03 |
| | C | REDITS – 03 | • |
| an external mag Understand the materials Understand the basis of their us | classification of m netizing field. characteristics an electrical characte es. | d properties of conductive conductive dependence of the materia | the basis of their behavior ir ucting and superconducting al to be considered on the high resistance materials. |
| Explanation for Disco of Band in Metals, I Classification of Mate the Electrical proper | ontinuities in E vs Formation of Band trials on the Basis ties of different energy states pe | . K curve, Formation ds in Semiconducto of Band Structure, I Materials. Importan r band, Explanation L1, L2 | eory, Kroning-Penney Model, of Solid Material, Formation rs and Insulating Materials, Explanation for differences in t Characteristics of a Band of for Insulating and Metallic |
| | | Module-2 | |
| Magnetism, Relation magnetic Materials, Ferromagnetic Mater Explanation of Dia, Ferromagnetism, Hy Modification in the Ferrimagnetic Mate | between Magnetic Characteristics of ials, Ferrimagneti Para and Ferro stersis and Hyste Langevin's Theor erials, Properties Magnetostrictive | c Permeability and S Diamagnetic Materials, Langevi omagnetism, Amper ersis loss, Langevin' y, Anti-Ferromagnet s of some impo | f Magnetism, Basic Terms in usceptibility, Classification o ials, Paramagnetic Materials n's Theory of Diamagnetism re's Lam in Dia, Para and s Theory of paramagnetism tism and Neel Temperature rtant Magnetic Materials Soft Ferromagnetic Materials |
| | | | |

Behavior of Dielectric Materials in AC and DC Fields: Introduction, Classification of Dielectric Materials at Microscopic level, Polar Dielectric Materials, Non-polar Dielectric Materials, Kinds of Polarizations, behavior of dielectric materials, Three electric Vectors, Gauss's Law in a Dielectric, Electric Susceptibility and Static Dielectric constant, Effect of Dielectric medium upon capacitance, macroscopic electric field, Microscopic Electric field, temperature dependence of dielectric constant, polar dielectric in ac and dc fields, behavior of polar dielectric at high frequencies, Dielectric loss, Dielectric strength and Dielectric Breakdown, Various kinds of Dielectric Materials, Hysteresis in Ferroelectric Materials, Applications of Ferroelectric Materials in Devices. **L1, L2**

Module-4

Conductivity of Metals and Superconductivity: Introduction, Ohm's law, Explanation for the dependence of electrical resistivity upon temperature, Free-electron theory of metals, Application of Lorentz-Drude free-electron theory, Effect of various parameters on Electrical Conductivity, Resistivity Ratio, Variation of resistivity of alloys with temperature, Thermal Conductivity of Materials, Heat produced in Current Carrying Conductor, Thermoelectric Effect, Thermoelectric Series, Seebeck's Experiment.

Discovery of superconductivity, superconductivity and transition temperature, materials, explanation superconductivity superconducting of phenomenon, characteristics superconductors, change in thermodynamic parameters of in superconducting state, frequency dependence of superconductivity, current status of high temperature superconductors, practical applications of superconductors. L1, L2

Module-5

Electrical Conducting and Insulating materials: Introduction, Classification of conducting materials, difference in properties of Hard-Drawn and Annealed copper, standard conductors, comparison between some popular Low-Resistivity Materials, Low-Resistivity Copper Alloys, Electrical contact materials and their selection, classification of contact materials, Materials for Lamp Filaments, Preparation of Tungsten Filaments.

Insulating gases, Liquids and solids and their characteristics, Selection of the insulating material, other important properties of Insulating materials, Thermal characteristics, chemical properties of Insulating materials, classification of Insulating materials on the basis of structure. **L1**, **L2**

Course Outcomes: At the end of the course, students will be able to

- Understand the various kinds of materials and their applications in ac and dc fields.
- Understand the conductivity of superconductivity of materials.
- Explain the electrical properties of different materials and metallic behavior of materials on the basis of band theory.
- Explain the properties and applications of all kind of magnetic materials.
- Explain the properties of electrical conducting and insulating materials.
- Assess a variety of approaches in developing new materials with enhanced performance to replace existing materials.

Text Book:

R K Shukla and Archana Singh, "Electrical Engineering Materials" McGraw Hill, 2012, ISBN: 978-1-25-90062-03.

- 1. S.O. KASAP, "Electronic Materials and Devices" 3rd edition, McGraw Hill, 2014, ISBN-978-0-07-064820-3.
- **2.** C.S.Indulkar and S. Thiruvengadam, S., "An Introduction to Electrical Engineering Materials", ISBN-9788121906661.

<u>MSP430 MICROCONTROLLER</u> B.E., V Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC555 | CIE Marks | 40 |
|-------------------|---------------|------------|----|
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 40 (8 Hours / | Exam Hours | 03 |
| Lecture Hours | Module) | | |
| | | | |

CREDITS – 03

Course objectives: This course will enable students to:

- Understand the architectural features and instruction set of 16 bit microcontroller MSP430.
- Program MSP430 using the various instructions for different applications.
- Understand the functions of the various peripherals which are interfaced with MSP430.
- Describe the power saving modes in MSP430.
- Explain the low power applications using MSP430.

Module-1

MSP430 Architecture: Introduction –Where does the MSP430 fit, The outside view, The inside view-Functional block diagram, Memory, Central Processing Unit, Memory Mapped Input and Output, Clock Generator, Exceptions: Interrupts and Resets, MSP430 family.

(Text: Ch1- 1.3 to 1.7, Ch2- 2.1 to 2.7, Ch5- 5.1, 5.7 up to 5.7.1) L1, L2

Module-2

Addressing Modes & Instruction Set-Addressing Modes, Instruction set, Constant Generator and Emulated Instructions, Program Examples.

(Text: Ch5- 5.2 to 5.5) **L1, L2, L3**

Module-3

Clock System, Interrupts and Operating Modes-Clock System, Interrupts, What happens when an interrupted is requested, Interrupt Service Routines, Low Power Modes of Operation, Watchdog Timer, Basic Timer1, Real Time Clock, Timer-A: Timer Block, Capture/Compare Channels, Interrupts from Timer-A. (Text: Ch5 - 5.8 upto 5.8.4, Ch 6-6.6 to 6.8, 6.10, Ch8 -8.1, 8.2, 8.3) **L1, L2**

Module-4

Analog Input-Output and PWM - Comparator-A, ADC10, ADC12, Sigma-Delta ADC, Internal Operational Amplifiers, DAC, Edge Aligned PWM, Simple PWM, Design of PWM. LCD interfacing.

(Text: Ch9 – 9.1 up to 9.1.2, 9.4, 9.5 up to 9.5.1, 9.7, 9.8 up to 9.8.1, 9.11.5, 9.12 (without 9.12.1), 8.6.2 to 8.6.4) **L1, L2**

Module-5

Digital Input-Output and Serial Communication:

Parallel Ports, Lighting LEDs, Flashing LEDs, Read Input from a Switch, Toggle the LED state by pressing the push button, LCD interfacing.

Asynchronous Serial Communication, Asynchronous Communication with USCI_A, Communications, Peripherals in MSP430, Serial Peripheral Interface.

(Text: Selected topics from Ch4 & Ch7 and Ch7- 7.1, Ch10 – 10.1, 10.2, and 10.12) **L1, L2, L3**

Course outcomes: After studying this course, students will be able to:

- Understand the architectural features and instruction set of 16 bit microcontroller MSP430.
- Develop programs using the various instructions of MSP430 for different applications.
- Understand the functions of the various peripherals which are interfaced with MSP430 microcontroller.
- Describe the power saving modes in MSP430.
- Explain the low power applications using MSP430 microcontroller.

Evaluation of CIE Marks:

It is suggested that at least a few simple programs to be executed by students using any evaluation board of MSP430 for better understanding of the course. This activity can be considered for the evaluation of 10 marks out of 40 CIE (Continuous Internal Evaluation) marks, reserved for the other activities.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module
- The students will have to answer 5 full questions, selecting one full question from each module

Text Book:

John H Davies, MSP430 Microcontroller Basics, Newnes Publications, Elsevier, 2008.

References:

- 1. Chris Nagy, Embedded Systems Design using TI MSP430 Series, Newnes Publications, Elsevier, 2003.
- 2. User Guide from Texas Instruments.

DSP LAB

B.E., V Semester, ELECTRONICS & COMMUNICATION ENGINEERING / TELECOMMUNICATION ENGINEERING

[As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17ECL57 | CIE Marks | 40 | |
|---------------------------------|--|------------|----|--|
| Number of Lecture Hours/Week | 01Hr Tutorial (Instructions) + 02 Hours Laboratory=03 | SEE Marks | 60 | |
| RBT Levels | L1, L2, L3 | Exam Hours | 03 | |
| CREDITS - 02 | | | | |

Course Objectives: This course will enable students to

- Simulate discrete time signals and verification of sampling theorem.
- Compute the DFT for a discrete signal and verification of its properties using MATLAB.
- Find solution to the difference equations and computation of convolution and correlation along with the verification of properties.
- Compute and display the filtering operations and compare with the theoretical values.
- Implement the DSP computations on DSP hardware and verify the result.

Laboratory Experiments

Following Experiments to be done using MATLAB / SCILAB / OCTAVE or equivalent:

- 1. Verification of sampling theorem.
- 2. Linear and circular convolution of two given sequences, Commutative, distributive and associative property of convolution.
- 3. Auto and cross correlation of two sequences and verification of their properties
- 4. Solving a given difference equation.
- 5. Computation of N point DFT of a given sequence and to plot magnitude and phase spectrum (using DFT equation and verify it by built-in routine).
- 6. (i) Verification of DFT properties (like Linearity and Parsevals theorem, etc.)(ii) DFT computation of square pulse and Sinc function etc.
- 7. Design and implementation of FIR filter to meet given specifications (using different window techniques).
- 8. Design and implementation of IIR filter to meet given specifications.

Following Experiments to be done using DSP kit

- 9. Linear convolution of two sequences
- 10. Circular convolution of two sequences
- 11. N-point DFT of a given sequence
- 12. Impulse response of first order and second order system
- 13. Implementation of FIR filter

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- Understand the concepts of analog to digital conversion of signals and frequency domain sampling of signals.
- Modelling of discrete time signals and systems and verification of its properties and results.
- Implementation of discrete computations using DSP processor and verify the results.
- Realize the digital filters using a simulation tool and a DSP processor and verify the frequency and phase response.

Conduct of Practical Examination:

- 1. All laboratory experiments are to be included for practical examination.
- 2. Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- **3.**Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

HDL LAB B.E., V Semester, ELECTRONICS & COMMUNICATION ENGINEERING / **TELECOMMUNICATION ENGINEERING** [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17ECL58 | CIE Marks | 40 |
|------------------------------------|---|------------|----|
| Number of Lecture Hours/Week | 01 Hr Tutorial (Instructions) + 02 Hours Laboratory = 03 | SEE Marks | 60 |
| RBT Levels | L1, L2, L3 | Exam Hours | 03 |
| | | | |

CREDITS - 02

Course Objectives: This course will enable students to:


- Familiarize with the CAD tool to write HDL programs.
- Understand simulation and synthesis of digital design.
- Program FPGAs/CPLDs to synthesize the digital designs.
- Interface hardware to programmable ICs through I/O ports.
- Choose either Verilog or VHDL for a given Abstraction level.

Note: Programming can be done using any compiler. Download the programs on a FPGA/CPLD boards such as Apex/Acex/Max/Spartan/Sinfi or equivalent and performance testing may be done using 32 channel pattern generator and logic analyzer apart from verification by simulation with tools such as Altera/Modelsim or equivalent.

Laboratory Experiments

Part-A: PROGRAMMING

- 1. Write Verilog code to realize all the logic gates
- 2. Write a Verilog program for the following combinational designs
 - a. 2 to 4 decoder
 - b. 8 to 3 (encoder without priority & with priority)
 - c. 8 to 1 multiplexer.
 - d. 4 bit binary to gray converter
 - e. Multiplexer, de-multiplexer, comparator.
- 3. Write a VHDL and Verilog code to describe the functions of a Full Adder using three modeling styles.
- 4. Write a Verilog code to model 32 bit ALU using the schematic diagram shown below



- ALU should use combinational logic to calculate an output based on the four bit op-code input.
- ALU should pass the result to the out bus when enable line in high, and tri-state the out bus when the enable line is low.
- ALU should decode the 4 bit op-code according to the example given below.

| OPCODE | ALU Operation |
|--------|----------------------|
| 1. | A+B |
| 2. | A-B |
| 3. | A Complement |
| 4. | A*B |
| 5. | A AND B |
| 6. | A OR B |
| 7. | A NAND B |
| 8. | A XOR B |

- 5. Develop the Verilog code for the following flip-flops, SR, D, JK and T.
- 6. Design a 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and "any sequence" counters, using Verilog code.

Part-B: INTERFACING (at least four of the following must be covered using VHDL/Verilog)

- 1. Write HDL code to display messages on an alpha numeric LCD display.
- 2. Write HDL code to interface Hex key pad and display the key code on seven segment display.
- **3.** Write HDL code to control speed, direction of DC and Stepper motor.
- **4.** Write HDL code to accept Analog signal, Temperature sensor and display the data on LCD or Seven segment display.
- 5. Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.,) using DAC change the frequency.
- 6. Write HDL code to simulate Elevator operation.

Course Outcomes: At the end of this course, students should be able to:

- Write the Verilog/VHDL programs to simulate Combinational circuits in Dataflow, Behavioral and Gate level Abstractions.
- Describe sequential circuits like flip flops and counters in Behavioral description and obtain simulation waveforms.
- Synthesize Combinational and Sequential circuits on programmable ICs and test the hardware.
- Interface the hardware to the programmable chips and obtain the required output.

Conduct of Practical Examination:

- 1. All laboratory experiments are to be included for practical examination.
- 2. Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- 3. Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

5th Semester Open Electives Syllabus for the Courses offered by EC/TC Board

| | AUTOMOTIV | E ELECTRONICS | | | |
|-----------------|----------------------|--------------------|--------|--|--|
| | B.E V Semest | er (Open Elective) | | | |
| [As | per Choice Based Cr | edit System (CBCS) | Scheme | | |
| Course Code | 17EC561 CIE Marks 40 | | | | |
| Number of | | | | | |
| Lecture | 03 | SEE Marks | 60 | | |
| Hours/Week | | | | | |
| Total Number of | 40 (08 Hrs per | Exam Hours | 03 | | |
| Lecture Hours | Module) | Exam nours | 03 | | |
| | CREI | DITS – 03 | | | |

Course objectives: This course will enable students to:

- Understand the basics of automobile dynamics and design electronics to complement those features.
- Design and implement the electronics that attribute the reliability, safety, and smartness to the automobiles, providing add-on comforts.

Module-1

Automotive Fundamentals Overview – Evolution of Automotive Electronics, Automobile Physical Configuration, Survey of Major Automotive Systems, The Engine – Engine Block, Cylinder Head, Four Stroke Cycle, Engine Control, Ignition System -Spark plug, High voltage circuit and distribution, Spark pulse generation, Ignition Timing, Diesel Engine, Drive Train - Transmission, Drive Shaft, Differential, Suspension, Brakes, Steering System (Text 1: Chapter1), Starter Battery –Operating principle: (Text 2: Pg. 407-410) (4 hours)

The Basics of Electronic Engine Control – Motivation for Electronic Engine Control – Exhaust Emissions, Fuel Economy, Concept of an Electronic Engine control system, Definition of General terms, Definition of Engine performance terms, Engine mapping, Effect of Air/Fuel ratio, spark timing and EGR on performance, Control Strategy, Electronic Fuel control system, Analysis of intake manifold pressure, Electronic Ignition. (Text 1: Chapter 5) (4 hours) **L1, L2**

Module-2

Automotive Control System applications of Sensors and Actuators – Typical Electronic Engine Control System, Variables to be measured (Text 1: Chapter 6) (1 hour)

Automotive Sensors – Airflow rate sensor, Strain Gauge MAP sensor, Engine Crankshaft Angular Position Sensor, Magnetic Reluctance Position Sensor, Hall effect Position Sensor, Shielded Field Sensor, Optical Crankshaft Position Sensor, Throttle Angle Sensor (TAS), Engine Coolant Temperature (ECT) Sensor, Exhaust Gas Oxygen (O2/EGO) Lambda Sensors, Piezoelectric Knock Sensor. (Text 1: Chapter 6) (5 hours) Automotive Actuators – Solenoid, Fuel Injector, EGR Actuator, Ignition System (Text 1: Chapter 6) (2 hours) L1, L2

Module-3

Digital Engine Control Systems – Digital Engine control features, Control modes for fuel Control (Seven Modes), EGR Control, Electronic Ignition Control - Closed loop Ignition timing, Spark Advance Correction Scheme, Integrated Engine Control System -Secondary Air Management, Evaporative Emissions Canister Purge, Automatic System Adjustment, System Diagnostics. (Text 1: Chapter 7) (6 hours)

Control Units – Operating conditions, Design, Data processing, Programming, Digital modules in the Control unit, Control unit software. (Text 2: Pg. 196-207) (2 hours) **L1, L2**

Module-4

Automotive Networking –Bus Systems – Classification, Applications in the vehicle, Coupling of networks, Examples of networked vehicles (Text 2: Pg. 85-91), Buses - CAN Bus, LIN Bus, MOST Bus, Bluetooth, Flex Ray, Diagnostic Interfaces. (Text 2: Pg. 92-151) (6 hours)

Vehicle Motion Control – Typical Cruise Control System, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Digital Cruise Control configuration, Cruise Control Electronics (Digital only), Antilock Brake System (ABS) (Text 1: Chapter 8) (2 hours) L1, L2

Module-5

Automotive Diagnostics–Timing Light, Engine Analyzer, On-board diagnostics, Offboard diagnostics, Expert Systems, Occupant Protection Systems – Accelerometer based Air Bag systems. (Text 1: Chapter 10) (2 hours)

Future Automotive Electronic Systems – Alternative Fuel Engines, Electric and Hybrid vehicles, Fuel cell powered cars, Collision Avoidance Radar warning Systems, Low tire pressure warning system, Heads Up display, Speech Synthesis, Navigation – Navigation Sensors - Radio Navigation, Signpost navigation, dead reckoning navigation, Voice Recognition Cell Phone dialing, Advanced Cruise Control, Stability Augmentation, Automatic driving Control (Text 1: Chapter 11) (6 hours) **L1, L2, L3**

Course Outcomes: At the end of the course, students will be able to:

- Acquire an overview of automotive components, subsystems, and basics of Electronic Engine Control in today's automotive industry.
- Use available automotive sensors and actuators while interfacing with microcontrollers / microprocessors during automotive system design.
- Understand the networking of various modules in automotive systems, communication protocols and diagnostics of the sub systems.
- Design and implement the electronics that attribute the reliability, safety, and smartness to the automobiles, providing add-on comforts and get fair idea on future Automotive Electronic Systems.

Text Books:

- 1. William B. Ribbens, "Understanding Automotive Electronics", 6th Edition, Elsevier Publishing.
- 2. Robert Bosch Gmbh (Ed.) Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive, 5th edition, John Wiley& Sons Inc., 2007.

| | FOT ODIENTED DDOCL | AMMING HEING | <u>`</u> <u>^</u> ++ | |
|--|---|---|---------------------------------------|--|
| | <u>OBJECT ORIENTED PROGRAMMING USING C++</u> B.E. V Semester (Open Elective) | | | |
| [As per Choice Based Credit System (CBCS) Scheme] | | | | |
| | | | | |
| Course Code | 17EC562 | CIE Marks | 40 | |
| Number of | 03 | SEE Marks | 60 | |
| Lecture | | | | |
| Hours/Week | 40 (00 11 () 1 1 | N W | | |
| Total Number of Lecture Hours | 40 (08 Hrs/ Module | Exam Hours | 03 | |
| | CREDITS - | - 03 | | |
| Course objectives | : This course will enable | e students to: | | |
| Define Encapsu | lation, Inheritance and | Polymorphism. | | |
| Analyze the pro Describe the constraints Explain function | em with object oriented a blem statement and bui characters and behavio n overloading, operator o | Id object oriented or of the object overloading and v | s that comprise a virtual functions. | |
| • Discuss the ad oriented program | lvantages of object orie mming. | ented programm | ing over procedure | |
| | Module | -1 | | |
| | | | | |
| types, Variables, I | What is C++?, Applications and structure of C++ program, Different Data types, Variables, Different Operators, expressions, operator overloading and control structures in C++ (Topics from Ch -2,3 of Text). L1, L2 | | | |
| | Module | -2 | | |
| Specifying a class, allocation to object | s and Objects: Function, function overlo C++ program with a cl ets, array of objects, m (Selected Topics from Cl | ass, arrays withi embers, pointers | n a class, memory s to members and | |
| Module -3 | | | | |
| Constructors, Destructors and Operator overloading: Constructors, Multiple constructors in a class, Copy constructor, Dynamic constructor, Destructors, Defining operator overloading, Overloading Unary and binary operators, Manipulation of strings using operators (Selected topics from | | | | |
| Chap-6, 7 of Text). L1, L2, L3 Module -4 | | | | |
| Inheritance, Pointers, Virtual Functions, Polymorphism: | | | | |
| Derived Classes, Single, multilevel, multiple inheritance, Pointers to objects and derived classes, this pointer, Virtual and pure virtual functions (Selected topics from Chap-8,9 of Text). L1, L2, L3 | | | | |
| Module -5 | | | | |
| and unformatted I | king with files: C++ stre /O operations, Output , opening and closing ct). L1, L2, L3 | with manipulate | ors, Classes for file | |

Course Outcomes: At the end of the course, students will be able to:

- Explain the basics of Object Oriented Programming concepts.
- Apply the object initialization and destroy concept using constructors and destructors.
- Apply the concept of polymorphism to implement compile time polymorphism in programs by using overloading methods and operators.
- Use the concept of inheritance to reduce the length of code and evaluate the usefulness.
- Apply the concept of run time polymorphism by using virtual functions, overriding functions and abstract class in programs.
- Use I/O operations and file streams in programs.

Text Book:

Object Oriented Programming with C++, E.Balaguruswamy, TMH, 6th Edition, 2013.

Reference Book:

Object Oriented Programming using C++, Robert Lafore, Galgotia publication 2010.

| <u>8051 MICROCONTROLLER</u> B.E., V Semester (Open Elective) [As per Choice Based Credit System (CBCS) Scheme] | | | |
|--|--|--|--|
| Course Code | 17EC563 | CIE Marks | 40 |
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of Lecture Hours | 40 (08 Hrs/ Module) | Exam Hours | 03 |
| | CREDITS – 03 | | |
| Program 8051micro Understand the internation of 8051. Interface 8051 to ex 8051 Microcontroller: | ocontrollers. c architecture of 8051 micr processor using Assembly for errupt system of 8051 and to ration and use of inbuilt Ti ternal memory and I/O dev Module -1 Microcontroller, Embedo Architecture- Registers | Level Language a the use of interru mers/Counters a vices using its I/(| and Serial O ports. Embedded |
| interfacing. L1, L2 8051 Instruction Se Arithmetic instruction | 8 | Data Transfer Branch instru | instructions, actions, Bit |
| - | nese instructions. L1, L2 | | |
| · · · / | Module -3 | | |
| Subroutine instructions and involving loops - I maximum 8 bit), Block Picking smallest/largest | ch and LED to I/O ports . L1, L2, L3 | ram examples or l of an 8 bit nu ddition of N 8 b | n subroutine mber (result bit numbers, |
| | Module -4 | | |
| Assembly language pro square wave using Mode 8051 Serial Communic standard, 9 pin RS232 | ation- Basics of Serial Da signals, Simple Serial Por ssage and to receive data se | pulse using Mo ata Communicat rt programming | ode-1 and a ion, RS-232 in Assembly |
| | Module -5 | | |
| _ | Interfacing Application ogramming to generate an | | _ |

switch, 8051 C programming to generate a square waveform on a port pin using a Timer interrupt.

Interfacing 8051 to ADC-0804, LCD and Stepper motor and their 8051 Assembly language interfacing programming. **L1, L2, L3**

Evaluation of CIE Marks:

It is suggested that at least a few simple programs to be executed by students using a simulation software or an 8051 microcontroller kit for better understanding of the course. This activity can be considered for the evaluation of 10 marks out of 40 CIE (Continuous Internal Evaluation) marks, reserved for the other activities.

Course outcomes: At the end of the course, students will be able to:

- Explain the difference between Microprocessors & Microcontrollers, Architecture of 8051 Microcontroller, Interfacing of 8051 to external memory and Instruction set of 8051.
- Write 8051 Assembly level programs using 8051 instruction set.
- Explain the Interrupt system, operation of Timers/Counters and Serial port of 8051.
- Write 8051 Assembly language program to generate timings and waveforms using 8051 timers, to send & receive serial data using 8051 serial port and to generate an external interrupt using a switch.
- Write 8051 C programs to generate square wave on 8051 I/O port pin using interrupt and to send & receive serial data using 8051 serial port.
- Interface simple switches, simple LEDs, ADC 0804, LCD and Stepper Motor to 8051 using 8051 I/O ports.

TEXT BOOKS:

- "The 8051 Microcontroller and Embedded Systems using assembly and C ", Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollin D. McKinlay; PHI, 2006 / Pearson, 2006.
- **2. "The 8051 Microcontroller",** Kenneth J. Ayala, 3rd Edition, Thomson/Cengage Learning.

REFERENCE BOOKS:

- 1. **"The 8051 Microcontroller Based Embedded Systems",** Manish K Patel, McGraw Hill, 2014, ISBN: 978-93-329-0125-4.
- 2. "Microcontrollers: Architecture, Programming, Interfacing and System Design", Raj Kamal, Pearson Education, 2005.

B.E E&C SIXTH SEMESTER SYLLABUS

<u>DIGITAL COMMUNICATION</u> B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC61 | CIE Marks | 40 | |
|-----------------|----------------------|--------------|----|--|
| Number of | 04 | SEE | 60 | |
| Lecture | | Marks | | |
| Hours/Week | | | | |
| Total Number of | 50 (10 Hours/Module) | Exam | 03 | |
| Lecture Hours | | Hours | | |
| CREDITS – 04 | | | | |

Course Objectives: The objectives of the course is to enable students to:

- Understand the mathematical representation of signal, symbol, noise and channels.
- Apply the concept of signal conversion to symbols and signal processing to symbols in transmitter and receiver functional blocks.
- Compute performance issues and parameters for symbol processing and recovery in ideal and corrupted channel conditions.
- Compute performance parameters and mitigate for these parameters in corrupted and distorted channel conditions.

Module-1

Bandpass Signal to Equivalent Lowpass: Hilbert Transform, Pre-envelopes, Complex envelopes, Canonical representation of bandpass signals, Complex low pass representation of bandpass systems, Complex representation of band pass signals and systems (Text 1: 2.8, 2.9, 2.10, 2.11, 2.12, 2.13).

Line codes: Unipolar, Polar, Bipolar (AMI) and Manchester code and their power spectral densities (Text 1: Ch 6.10).

Overview of HDB3, B3ZS, B6ZS (Ref. 1: 7.2) L1, L2, L3

Module-2

Signaling over AWGN Channels- Introduction, Geometric representation of signals, Gram-Schmidt Orthogonalization procedure, Conversion of the continuous AWGN channel into a vector channel, Optimum receivers using coherent detection: ML Decoding, Correlation receiver, matched filter receiver (Text 1: 7.1, 7.2, 7.3, 7.4). **L1, L2, L3**

Module-3

Digital Modulation Techniques: Phase shift Keying techniques using coherent detection: generation, detection and error probabilities of BPSK and QPSK, M–ary PSK, M–ary QAM (Relevant topics in Text 1 of 7.6, 7.7).

Frequency shift keying techniques using Coherent detection: BFSK generation, detection and error probability (Relevant topics in Text 1 of 7.8).

Non coherent orthogonal modulation techniques: BFSK, DPSK Symbol representation, Block diagrams treatment of Transmitter and Receiver, Probability of error (without derivation of probability of error equation) (Text 1: 7.11, 7.12. 7.13). L1, L2, L3

Module-4

Communication through Band Limited Channels: Digital Transmission through Band limited channels: Digital PAM Transmission through Band limited Channels, Signal design for Band limited Channels: Design of band limited signals for zero ISI– The Nyquist Criterion (statement only), Design of band limited signals with controlled ISI-Partial Response signals, Probability of error for detection of Digital PAM: Probability of error for detection of Digital PAM with Zero ISI, Symbol–by–Symbol detection of data with controlled ISI (Text 2: 9.1, 9.2, 9.3.1, 9.3.2).

Channel Equalization: Linear Equalizers (ZFE, MMSE), Adaptive Equalizers (Text 2: 9.4.2). **L1, L2, L3**

Module-5

Principles of Spread Spectrum: Spread Spectrum Communication Systems: Model of a Spread Spectrum Digital Communication System, Direct Sequence Spread Spectrum Systems, Effect of De-spreading on a narrowband Interference, Probability of error (statement only), Some applications of DS Spread Spectrum Signals, Generation of PN Sequences, Frequency Hopped Spread Spectrum, CDMA based on IS-95 (Text 2: 11.3.1, 11.3.2, 11.3.3, 11.3.4, 11.3.5, 11.4.2). **L1, L2, L3**

Course Outcomes: At the end of the course, the students will be able to:

- Associate and apply the concepts of Bandpass sampling to well specified signals and channels.
- Analyze and compute performance parameters and transfer rates for low pas and bandpass symbol under ideal and corrupted non band limited channels.
- Test and validate symbol processing and performance parameters at the receiver under ideal and corrupted bandlimited channels.
- Demonstrate by simulation and emulation that bandpass signals subjected to corrupted and distorted symbols in a bandlimited channel, can be demodulated and estimated at receiver to meet specified performance criteria.

Text Books:

- 1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.
- 2. John G Proakis and Masoud Salehi, "Fundamentals of Communication Systems", 2014 Edition, Pearson Education, ISBN 978-8-131-70573-5.

- 1. B.P.Lathi and Zhi Ding, "Modern Digital and Analog communication Systems", Oxford University Press, 4th Edition, 2010, ISBN: 978-0-198-07380-2.
- 2. Ian A Glover and Peter M Grant, "Digital Communications", Pearson Education, Third Edition, 2010, ISBN 978-0-273-71830-7.
- 3. John G Proakis and Masoud Salehi, "Communication Systems Engineering", 2nd Edition, Pearson Education, ISBN 978-93-325-5513-6.

ARM MICROCONTROLLER & EMBEDDED SYSTEMS

B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC62 | CIE Marks | 40 |
|-------------------|------------------------|------------------|----|
| Number of Lecture | 04 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 50 (10 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | 0222200 04 | | |

CREDITS – 04

Course objectives: This course will enable students to:

- Understand the architectural features and instruction set of 32 bit microcontroller ARM Cortex M3.
- Program ARM Cortex M3 using the various instructions and C language for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Develop the hardware software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

Module-1

ARM-32 bit Microcontroller: Thumb-2 technology and applications of ARM, Architecture of ARM Cortex M3, Various Units in the architecture, Debugging support, General Purpose Registers, Special Registers, exceptions, interrupts, stack operation, reset sequence (Text 1: Ch 1, 2, 3) **L1, L2**

Module-2

ARM Cortex M3 Instruction Sets and Programming: Assembly basics, Instruction list and description, Useful instructions, Memory mapping, Bit-band operations and CMSIS, Assembly and C language Programming (Text 1: Ch-4, Ch-5, Ch-10 (10.1, 10.2, 10.3, 10.5 only) **L1, L2, L3**

Module-3

Embedded System Components: Embedded Vs General computing system, Classification of Embedded systems, Major applications and purpose of ES. Core of an Embedded System including all types of processor/controller, Memory, Sensors, Actuators, LED, 7 segment LED display, Optocoupler, Relay, Piezo buzzer, Push button switch, Communication Interface (onboard and external types), Embedded firmware, Other system components.

(Text 2: All the Topics from Ch-1 and Ch-2, excluding 2.3.3.4 (stepper motor), 2.3.3.8 (keyboard) and 2.3.3.9 (PPI) sections). **L1, L2, L3**

Module-4

Embedded System Design Concepts: Characteristics and Quality Attributes of Embedded Systems, Operational and non-operational quality attributes, Embedded Systems-Application and Domain specific, Hardware Software Co-Design and Program Modelling (excluding UML), Embedded firmware design and development (excluding C language).

(Text 2: Ch-3, Ch-4, Ch-7 (Sections 7.1, 7.2 only), Ch-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only) L1, L2, L3

Module-5

RTOS and IDE for Embedded System Design: Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock, Concept of Binary and counting semaphores (Mutex example without any program), How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment – Block diagram (excluding Keil), Disassembler/decompiler, simulator, emulator and debugging techniques (Text 2: Ch-10 (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10.8.1.1, 10.8.1.2, 10.8.2.2, 10.10 only), Ch 12, Ch-13 (a block diagram before 13.1, 13.3, 13.4, 13.5, 13.6 only) **L1, L2, L3**

Course outcomes: After studying this course, students will be able to:

- Describe the architectural features and instructions of 32 bit microcontroller ARM Cortex M3.
- Apply the knowledge gained for Programming ARM Cortex M3 for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Develop the hardware / software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

Text Books:

- 1. Joseph Yiu, "The Definitive Guide to the ARM Cortex-M3", 2nd Edition, Newnes, (Elsevier), 2010.
- 2. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education Private Limited, 2nd Edition.

| | VLSI DESIGN | | * * |
|---|--|--|---|
| • | ester, Electronics & Commur Phoice Based Credit System (| - | ring |
| Course Code | 17EC63 | CIE Marks | 40 |
| Number of Lecture | 04 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 50 (10 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS – 04 | | |
| Course Objectives: The | e objectives of the course is to | enable students t | 0: |
| • Impart knowled | ge of MOS transistor theory a | nd CMOS technol | logies |
| - | lge on architectural choices ar | | 0 |
| - | gning and realizing the circuit | - | |
| Cultivate the co | ncepts of subsystem design pr | rocesses | |
| • Demonstrate the | e concepts of CMOS testing | | |
| | Module-1 | | |
| Introduction: A Brief H | listory, MOS Transistors, MC | OS Transistor The | eory, Ideal I-V |
| | al I-V Effects, DC Transfer Cha | | 5. |
| (1.1, 1.3, 2.1, 2.2, 2.4, 2 | 2.5 of TEXT2). | | |
| | prication, CMOS Fabrication | | - · |
| Twin tub process], BiCM | OS Technology (1.7, 1.8,1.10) | of TEXT1). L1, L2 | |
| | Module-2 | | |
| MOS and BiCMOS Circ | uit Design Processes' M()S | Lavere Stick Dia | |
| | | Layers, Stick Dia | grams, Design |
| Rules and Layout. | - | | |
| Basic Circuit Concepts | s: Sheet Resistance, Area Ca | pacitances of Lay | vers, Standard |
| Basic Circuit Concepts Unit of Capacitance, S | s: Sheet Resistance, Area Ca come Area Capacitance Calc | pacitances of Lay culations, Delay | vers, Standard Unit, Inverter |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca | s: Sheet Resistance, Area Ca | pacitances of Lay culations, Delay | vers, Standard Unit, Inverter |
| Basic Circuit Concepts Unit of Capacitance, S | Sheet Resistance, Area Ca come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 | pacitances of Lay culations, Delay | vers, Standard Unit, Inverter |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 | S: Sheet Resistance, Area Car Some Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX | yers, Standard Unit, Inverter XT1). |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits | s: Sheet Resistance, Area Car come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 <u>Module-3</u> s: Scaling Models & Scaling Fa | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX | yers, Standard Unit, Inverter KT1). Parameters |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro | S: Sheet Resistance, Area Car Some Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An | yers, Standard Unit, Inverter XT1). Parameters illustration of |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust | s: Sheet Resistance, Area Car Some Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 <u>Module-3</u> s: Scaling Models & Scaling Fa ocesses: Some General con | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, | yers, Standard Unit, Inverter KT1). Parameters illustration of Design of an |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The | s: Sheet Resistance, Area Car come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 <u>Module-3</u> s: Scaling Models & Scaling Fa ccesses: Some General con cration of the Design Proce | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An sses- Regularity, and Adder | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 s: Scaling Models & Scaling Fa cesses: Some General con cration of the Design Proce Manchester Carry-chain 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of T Module-4 | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I | yers, Standard Unit, Inverter XT1). Parameters illustration of Design of an Enhancement L3 |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 <u>Module-3</u> s: Scaling Models & Scaling Fa cesses: Some General con cration of the Design Proce e Manchester Carry-chain 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of 7 <u>Module-4</u> ne Architectural Issues, Switch | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I | yers, Standard Unit, Inverter XT1). Parameters illustration of Design of an Enhancement L3 |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 <u>Module-3</u> s: Scaling Models & Scaling Fa cesses: Some General con cration of the Design Proce Manchester Carry-chain 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of 7 <u>Module-4</u> ne Architectural Issues, Switch plexers, The Programmable Lo | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I | yers, Standard Unit, Inverter XT1). Parameters illustration of Design of an Enhancement L3 |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 0) | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 s: Scaling Models & Scaling Fa cesses: Some General con tration of the Design Proce e Manchester Carry-chain , 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of 1 Module-4 ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An sses - Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(resto gic Array (PLA) | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L 3 pring) Logic, |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 0 FPGA Based Systems: In | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 <u>Module-3</u> s: Scaling Models & Scaling Fa cesses: Some General con cration of the Design Proce e Manchester Carry-chain 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of T <u>Module-4</u> ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). ntroduction, Basic concepts, I | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(resto gic Array (PLA) Digital design and | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L3 Dring) Logic, |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 6 FPGA Based Systems: In FPGA based System desi | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 <u>Module-3</u> s: Scaling Models & Scaling Fa cesses: Some General con cration of the Design Proce e Manchester Carry-chain 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of T <u>Module-4</u> ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). ntroduction, Basic concepts, I gn, FPGA architecture, Physic | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(resto gic Array (PLA) Digital design and | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L3 Dring) Logic, |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 0 FPGA Based Systems: In | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 s: Scaling Models & Scaling Fa cesses: Some General con tration of the Design Proce e Manchester Carry-chain , 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of 1 Module-4 ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). ntroduction, Basic concepts, I gn, FPGA architecture, Physic XT3). L1, L2, L3 | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(resto gic Array (PLA) Digital design and | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L3 Dring) Logic, |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 0) FPGA Based Systems: If FPGA based System desi (1.1 to 1.4, 3.2, 4.8 of TE | s: Sheet Resistance, Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 s: Scaling Models & Scaling Fa ocesses: Some General con tration of the Design Proce e Manchester Carry-chain ,7.2, 8.2, 8.3, 8.4.1, 8.4.2 of T Module-4 ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). ntroduction, Basic concepts, I gn, FPGA architecture, Physic XT3). L1, L2, L3 Module-5 | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(restor gic Array (PLA) Digital design and cal design for FPG. | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L 3 Dring) Logic, FPGA's, A's |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 0 FPGA Based Systems: In FPGA based System desi (1.1 to 1.4, 3.2, 4.8 of TE Memory, Registers and | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 s: Scaling Models & Scaling Fa ocesses: Some General con tration of the Design Proce e Manchester Carry-chain , 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of T Module-4 ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). ntroduction, Basic concepts, I gn, FPGA architecture, Physic XT3). L1, L2, L3 Module-5 Aspects of system Timing- | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An sses - Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(resto gic Array (PLA) Digital design and cal design for FPG. | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L 3 Dring) Logic, FPGA's, A's |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 0) FPGA Based Systems: In FPGA based System desi (1.1 to 1.4, 3.2, 4.8 of TE Memory, Registers and Some commonly used St | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 s: Scaling Models & Scaling Fa ocesses: Some General con tration of the Design Proce e Manchester Carry-chain , 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of 1 Module-4 ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). ntroduction, Basic concepts, I gn, FPGA architecture, Physic XT3). L1, L2, L3 Module-5 Aspects of system Timing- orage/Memory elements (9.1, | pacitances of Lay sulations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An sses - Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(restor gic Array (PLA) Digital design and cal design for FPG System Timing C 9.2 of TEXT1). | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L3 Dring) Logic, FPGA's, A's |
| Basic Circuit Concepts Unit of Capacitance, S Delays, Driving Large Ca L1, L2, L3 Scaling of MOS Circuits Subsystem Design Pro Design Processes, Illust ALU Subsystem, The Techniques(5.1, 5.2, 7.1, Subsystem Design: Som Parity Generators, Multip (6.1to 6.3, 6.4.1, 6.4.3, 0 FPGA Based Systems: If FPGA based System desi (1.1 to 1.4, 3.2, 4.8 of TE Memory, Registers and Some commonly used St Testing and Verificat | s: Sheet Resistance, Area Cap come Area Capacitance Calc pacitive Loads (3.1 to 3.3, 4.1 Module-3 s: Scaling Models & Scaling Fa ocesses: Some General con tration of the Design Proce e Manchester Carry-chain , 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of T Module-4 ne Architectural Issues, Switch plexers, The Programmable Lo 6.4.6 of TEXT1). ntroduction, Basic concepts, I gn, FPGA architecture, Physic XT3). L1, L2, L3 Module-5 Aspects of system Timing- | pacitances of Lay culations, Delay , 4.3 to 4.8 of TEX actors for Device F siderations, An esses- Regularity, and Adder TEXT1). L1, L2, I h Logic, Gate(restor gic Array (PLA) Digital design and cal design for FPG System Timing C 9.2 of TEXT1). Verification, Logi | yers, Standard Unit, Inverter (T1). Parameters illustration of Design of an Enhancement L3 Dring) Logic, FPGA's, A's Considerations, c Verification |

Course outcomes: At the end of the course, the students will be able to:

- Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling.
- Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects.
- Interpret Memory elements along with timing considerations
- Demonstrate knowledge of FPGA based system design
- Interpret testing and testability issues in VLSI Design
- Analyze CMOS subsystems and architectural issues with the design constraints.

Text Books:

- **1. "Basic VLSI Design"** Douglas A. Pucknell& Kamran Eshraghian, PHI 3rd Edition (original Edition 1994).
- 2. "CMOS VLSI Design- A Circuits and Systems Perspective"- Neil H.E. Weste, David Harris, Ayan Banerjee, 3rd Edition, Pearson Education.
- **3. "FPGA Based System Design"-** Wayne Wolf, Pearson Education, 2004, Technology and Engineering.

COMPUTER COMMUNICATION NETWORKS B.E., VI Semester, Electronics & Communication Engineering / **Telecommunication Engineering** [As per Choice Based Credit System (CBCS) Scheme] **Course Code** 17EC64 **CIE Marks** 40 Number of Lecture 04 SEE Marks 60 Hours/Week Total Number of 50 (10 Hours / Module) Exam Hours 03 **Lecture Hours CREDITS - 04**

Course Objectives: This course will enable students to:

- Understand the layering architecture of OSI reference model and TCP/IP protocol suite.
- Understand the protocols associated with each layer.
- Learn the different networking architectures and their representations.
- Learn the various routing techniques and the transport layer services.

Module-1

Introduction: Data Communications: Components, Representations, Data Flow, Networks: Physical Structures, Network Types: LAN, WAN, Switching, Internet.

Network Models: Protocol Layering: Scenarios, Principles, Logical Connections, TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP.

Data-Link Layer: Introduction: Nodes and Links, Services, Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP. Data Link Control (DLC) services: Framing, Flow and Error Control, Data Link Layer Protocols: Simple Protocol, Stop and Wait protocol, Piggybacking. **L1**, **L2**

Module-2

Media Access Control: Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA. Controlled Access: Reservation, Polling, Token Passing.

Wired LANs: Ethernet: Ethernet Protocol: IEEE802, Ethernet Evolution, Standard Ethernet: Characteristics, Addressing, Access Method, Efficiency, Implementation, Fast Ethernet: Access Method, Physical Layer, Gigabit Ethernet: MAC Sublayer, Physical Layer, 10 Gigabit Ethernet. **L1, L2**

Module-3

Wireless LANs: Introduction: Architectural Comparison, Characteristics, IEEE 802.11: Architecture, MAC Sublayer, Addressing Mechanism, Physical Layer, Bluetooth: Architecture, Layers.

Connecting Devices: Hubs, Switches, **Virtual LANs:** Membership, Configuration, Communication between Switches and Routers, Advantages.

Network Layer: Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other services, Packet Switching: Datagram Approach, Virtual Circuit Approach, IPV4 Addresses: Address Space, Classful Addressing, Classless Addressing, DHCP, Network Address Resolution, Forwarding of IP Packets: Based on destination Address and Label. **L1, L2**

Module-4

Network Layer Protocols: Internet Protocol (IP): Datagram Format, Fragmentation,

Options, Security of IPv4 Datagrams, ICMPv4: Messages, Debugging Tools, Mobile IP: Addressing, Agents, Three Phases, Inefficiency in Mobile IP.

Unicast Routing: Introduction, Routing Algorithms: Distance Vector Routing, Link State Routing, Path vector routing, Unicast Routing Protocol: Internet Structure, Routing Information Protocol, Open Shortest Path First, Border Gateway Protocol Version 4. **L1**, **L2**, **L3**

Module-5

Transport Layer: Introduction: Transport Layer Services, Connectionless and Connection oriented Protocols, Transport Layer Protocols: Simple protocol, Stop and wait protocol, Go-Back-N Protocol, Selective repeat protocol, User Datagram Protocol: User Datagram, UDP Services, UDP Applications, Transmission Control Protocol: TCP Services, TCP Features, Segment, Connection, State Transition diagram, Windows in TCP, Flow control, Error control, TCP congestion control. **L1, L2**

Course Outcomes: At the end of the course, the students will be able to:

- Identify the protocols and services of Data link layer.
- Identify the protocols and functions associated with the transport layer services.
- Describe the layering architecture of computer networks and distinguish between the OSI reference model and TCP/IP protocol suite.
- Distinguish the basic network configurations and standards associated with each network.
- Construct a network model and determine the routing of packets using different routing algorithms.

Text Book:

Data Communications and Networking , Forouzan, 5th Edition, McGraw Hill, 2016 ISBN: 1-25-906475-3

- 1. Computer Networks, James J Kurose, Keith W Ross, Pearson Education, 2013, ISBN: 0-273-76896-4
- 2. Introduction to Data Communication and Networking, Wayarles Tomasi, Pearson Education, 2007, ISBN:0130138282

| | ELLULAR MOBILE COMMU | | |
|----------------------------|--------------------------------|----------------------|------------------|
| B.E., VI Seme | ster, Electronics & Commu | <u> </u> | ering/ |
| | Telecommunication Engi | 0 | |
| [As per C | hoice Based Credit System | n (CBCS) Scheme | |
| Course Code | 17EC651 | CIE Marks | 40 |
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 40 (8 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS – 03 | | |
| - | s course enables students to | | |
| • Understand the ap | plication of multi user acces | ss in a cellular com | munication |
| scenario. | | | |
| • Understand the pro | opagation mechanisms in ar | n urban mobile cor | nmunications |
| using statistical an | d empirical models. | | |
| Ũ | n architecture, call processir | ng protocols and se | ervices of GSM, |
| GPRS and EDGE. | | | |
| Understand system | n architecture, call processir | ng protocols and se | ervices of |
| CDMA based system | ms IS95 and CDMA2000. | | |
| | Module-1 | | |
| Cellular Concent: Frequ | iency Reuse, Channel Ass | signment Strategie | s Interference |
| | wer Control for Reducing In | | |
| Service, Improving Capac | 8 | terrerence, rrunki | |
| | ion: Large Scale path Loss | s- Free Space Moo | lel Three basic |
| | s, Practical Link Budget | — | |
| | lodels – Okumura, Hata, | | |
| (explanations only) (Text | | | |
| | Module-2 | | |
| Mobile Radio Propagatio | on: Small-Scale Fading and | d Multipath: | |
| | opagation, Impulse Respon | — | tipath Channel, |
| = | Measurements, Parameters | | |
| | ling, Rayleigh and Ricean I | - | |
| Multipath Fading Channe | els (Clarke's Model for Flat F | Fading only). (Text | 1) L1, L2 |
| | Module-3 | | • |
| System Architecture an | d Addressing: | | |
| System architecture, The | SIM concept, Addressing, R | Registers and subso | criber data, |
| Location registers (HLR a | nd VLR) Security-related rea | gisters (AUC and E | IR), Subscriber |
| data, Network interfaces | and configurations. | | |
| Air Interface - GSM Phy | vsical Layer: | | |
| Logical channels, Physic | al channels, Synchronizatio | n- Frequency and | clock |
| synchronization, Adaptiv | e frame synchronization, Ma | apping of logical or | to physical |
| | em link control, Channel coo | | - |
| - | g and speech processing, Cl | nannel coding, Pow | ver-up scenario. |
| GSM Protocols: | | | |
| _ | lanes, Protocol architectu | | — |
| • | ing plane, Signaling at the a | | |
| | Security-related network | functions, Signali | ng at the user |
| interface .(Text 2) L1, L2 | | | |

Module-4

GSM Roaming Scenarios and Handover:

Mobile application part interfaces, Location registration and location update, Connection establishment and termination, Handover. (up to 6.4.1 only in Text2) **Services:**

Classical GSM services, Popular GSM services: SMS and MMS.

Improved data services in GSM: GPRS, HSCSD and EDGE

GPRS System architecture of GPRS, Services, Session management, mobility management and routing, Protocol architecture, Signaling plane, Interworking with IP networks, Air interface, Authentication and ciphering, Summary of GPRS.

HSCSD: Architecture, Air interface, HSCSD resource allocation and capacity issues. EDGE: The EDGE concept, EDGE physical layer, modulation and coding, EDGE: effects on the GSM system architecture, ECSD and EGPRS. (Text 2) **L1, L2**

Module-5

CDMA Technology – Introduction to CDMA,CDMA frequency bands, CDMA Network and System Architecture, CDMA Channel concept, Forward Logical Channels, Reverse logical Channels, CDMA frame format, CDMA System Operations(Initialization/Registration), Call Establishment, CDMA Call handoff,IS-95B,CDMA2000,W-CDMA,UMTS,CDMA data networks, Evolution of CDMA to 3G, CDMA 2000 RAN Components, CDMA 2000 Packet Data Service. (Text 3) **L1, L2**

Course outcomes: At the end of the course, the students will be able to:

- Apply the understanding of statistical characterization of urban mobile channels to compute the performance for simple modulation schemes.
- Demonstrate the limitations of GSM, GPRS and CDMA to meet high data rate requirements and limited improvements that are needed.
- Analyze the call process procedure between a calling number and called number for all scenarios in GSM or CDMA based systems.
- Test and validate voice and data call handling for various scenarios in GSM and CDMA systems for national and international interworking situations.

Text Books:

- Theodore Rapport, "Wireless Communications Principles and Practice", Prentice Hall of India , 2nd Edition, 2007, ISBN 978-8-120-32381-0.
- Jorg Eberspacher, Hans-Jorg Vogel, Christian Bettstetter, Christian Hartmann, "GSM- Architecture, Protocols and Services", Wiley, 3rd Edition, 2009, ISBN-978-0-470-03070-7.
- 3. Gary J Mullet, "Introduction To Wireless Telecommunications Systems and Networks", Cengage Learning.

| | ADAPTIVE SIGNAL PROCESSIN | IG | |
|------------------------------------|--|----------------------|-----------|
| • | ter, Electronics & Communicat | ion Engineering/ | |
| | Telecommunication Engineerin | - | |
| [As per Ci | noice Based Credit System (CBC | 28) Schemej | |
| Course Code | 17EC652 | CIE Marks | 40 |
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week Total Number of | | Errom | 03 |
| Lecture Hours | 40 (8 Hours / Module) | Exam Hours | 03 |
| | CREDITS – 03 | nouis | |
| Course Objectives: The o | bjectives of this course are to: | | |
| | ncept and need of adaptive filte | ers and popular a | daptive |
| signal processing al | 6 | | |
| | oncepts of training and conver | gence and the tr | ade-off |
| between performan | 1 5 | | |
| | on linear estimation techniques | | |
| 11 | ations of adaptive systems to sam | iple problems. | |
| Introduce inverse ac | | | |
| Adaptizza azztama. Dafini | Module-1 | ationa monantia | |
| | tions and characteristics - applic combiner input signal and weigh | | |
| | nimum mean square error - introc | | |
| | - linear optimum filtering-orthog | | |
| | face(Chapters 1& 2 of Text). L1 , | • | |
| • | Module-2 | | |
| | surface-stability and rate of co | | • |
| - | n's method - method of steepe | | - |
| | ormance penalty - variance - exce | ess MSE and time of | constants |
| - mis-adjustments (Chapt | | | |
| | Module-3 | . 1 .1 | |
| | ence of weight vector: LMS/New | | |
| | rithm - adaptive recursive filters ve filters with orthogonal signals | | • |
| L1, L2, L3 | ve linters with orthogonal signals | | iextj. |
| ,, | Module-4 | | |
| Applications-adaptive | | identification: | Multipath |
| communication channel, § | geophysical exploration, FIR digit | al filter synthesis. | - |
| (Chapter 9 of Text). L1, L2 | 2, L3 | | |
| | Module-5 | | |
| — | ng: Equalization, and deconvolut | | |
| | ing poles and zeros for IIR digit | al filter synthesis | (Chapter |
| 10 of Text). L1, L2, L3 | | | |
| | end of the course, students shou | | |
| 6 | ions for optimising the cost fu | 6 | |
| - | ers and appreciate the need for a | | |
| | nance of various methods for f different parameters of stationa | | |

through estimation of different parameters of stationary random process clearly considering practical application specifications.

- Analyse convergence and stability issues associated with adaptive filter design and come up with optimum solutions for real life applications taking care of requirements in terms of complexity and accuracy.
- Design and implement filtering solutions for applications such as channel equalisation, interference cancelling and prediction considering present day challenges.

Text Book:

Bernard Widrow and Samuel D. Stearns, "Adaptive Signal Processing", Person Education, 1985.

- 1. Simon Haykin, "Adaptive Filter Theory", Pearson Education, 2003.
- 2. John R. Treichler, C. Richard Johnson, Michael G. Larimore, "Theory and Design of Adaptive Filters", Prentice-Hall of India, 2002.

ARITIFICAL NEURAL NETWORKS B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering

| [As per Choice Based Credit System (CBCS) Scheme] | | | | |
|---|---------------|------------|----|--|
| Course Code | 17EC653 | CIE Marks | 40 | |
| Number of Lecture | 03 | SEE Marks | 60 | |
| Hours/Week | | | | |
| Total Number of | 40 (8 Hours / | Exam Hours | 03 | |
| Lecture Hours Module) | | | | |
| | CREDITS – 03 | | | |

Course Objectives: The objectives of this course are:

- Understand the basics of ANN and comparison with Human brain
- Provide knowledge on Generalization and function approximation and various architectures of building an ANN
- Provide knowledge of reinforcement learning using neural networks
- Provide knowledge of unsupervised learning using neural networks.

Module-1

Introduction: Biological Neuron – Artificial Neural Model - Types of activation functions – **Architecture**: Feedforward and Feedback, Convex Sets, Convex Hull and Linear Separability, Non-Linear Separable Problem. XOR Problem, Multilayer Networks.

Learning: Learning Algorithms, Error correction and Gradient Descent Rules, Learning objective of TLNs, Perceptron Learning Algorithm, Perceptron Convergence Theorem. **L1, L2**

Module-2

Supervised Learning: Perceptron learning and Non Separable sets, α -Least Mean Square Learning, MSE Error surface, Steepest Descent Search, μ -LMS approximate to gradient descent, Application of LMS to Noise Cancelling, Multi-layered Network Architecture, Backpropagation Learning Algorithm, Practical consideration of BP algorithm. **L1, L2, L3**

Module-3

Support Vector Machines and Radial Basis Function: Learning from Examples, Statistical Learning Theory, Support Vector Machines, SVM application to Image Classification, Radial Basis Function Regularization theory, Generalized RBF Networks, Learning in RBFNs, RBF application to face recognition. **L1, L2, L3**

Module-4

Support Vector Machines and Radial Basis Function: Learning from Examples, Statistical Learning Theory, Support Vector Machines, SVM application to Image Classification, Radial Basis Function Regularization theory, Generalized RBF Networks, Learning in RBFNs, RBF application to face recognition. **L1, L2, L3**

Module-5

Self-organization Feature Map: Maximal Eigenvector Filtering, Extracting Principal Components, Generalized Learning Laws, Vector Quantization, Self-organization Feature Maps, Application of SOM, Growing Neural Gas. **L1, L2, L3**

Course outcomes: At the end of the course, students should be able to:

- Understand the role of neural networks in engineering, artificial intelligence, and cognitive modelling.
- Understand the concepts and techniques of neural networks through the study of the most important neural network models.
- Evaluate whether neural networks are appropriate to a particular application.
- Apply neural networks to particular applications, and to know what steps to take

Text Book:

Neural Networks A Classroom Approach– Satish Kumar, McGraw Hill Education (India) Pvt. Ltd, Second Edition.

- 1. Introduction to Artificial Neural Systems-J.M. Zurada, Jaico Publications 1994.
- 2. Artificial Neural Networks-B. Yegnanarayana, PHI, New Delhi 1998.

DIGITAL SWITCHING SYSTEMS B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC654 | CIE Marks | 40 |
|-------------------|-----------------------|------------|----|
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 40 (8 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS - 03 | | • |

Course Objectives: This course will enable students to

- Understand the basics of telecommunication networks and digital transmission of data.
- Study about the evolution of switching systems and the digital switching.
- Study about the telecommunication traffic and its measurements.
- Learn the technologies associated with the data switching operations.
- Understand the use of software for the switching and its maintenance.

Module-1

DEVELOPMENT OF TELECOMMUNICATIONS: Network structure, Network services, terminology, Regulation, Standards. Introduction to telecommunications transmission, Power levels, Four wire circuits, Digital transmission, FDM,TDM, PDH and SDH (Text-1) **L1, L2**

Module-2

EVOLUTION OF SWITCHING SYSTEMS: Introduction, Message switching, Circuit switching, Functions of switching systems, Distribution systems, Basics of crossbar systems, Electronic switching.

DIGITAL SWITCHING SYSTEMS: Switching system hierarchy, Evolution of digital switching systems, Stored program control switching systems, Building blocks of a digital switching system, Basic call processing. (Text-1 and 2) **L1, L2**

Module-3

TELECOMMUNICATIONS TRAFFIC: Introduction, Unit of traffic, Congestion, Traffic measurement, Mathematical model, lost call systems, Queuing systems.

SWITCHING SYSTEMS: Introduction, Single stage networks, Gradings, Link Systems, GOS of Linked systems. (Text-1) **L1, L2**

Module-4

TIME DIVISION SWITCHING: Introduction, space and time switching, Time switching networks, Synchronisation.

SWITCHING SYSTEM SOFTWARE: Introduction, Basic software architecture, Software architecture for level 1to 3 control, Digital switching system software classification, Call models, Software linkages during call, Feature flow diagram, Feature interaction. (Text-1 and 2) **L1, L2**

Module-5

MAINTENANCE OF DIGITAL SWITCHING SYSTEM: Introduction , Software maintenance, Interface of a typical digital switching system central office, System outage and its impact on digital switching system reliability, Impact of software patches on digital switching system maintainability, A methodology for proper maintenance of digital switching system

A GENERIC DIGITAL SWITCHING SYSTEM MODEL: Introduction, Hardware

architecture, Software architecture, Recovery strategy, Simple call through a digital system, Common characteristics of digital switching systems. Reliability analysis. (Text-2) **L1, L2**

Course Outcomes: At the end of the course, students should be able to:

- Describe the electromechanical switching systems and its comparison with the digital switching.
- Determine the telecommunication traffic and its measurements.
- Define the technologies associated with the data switching operations.
- Describe the software aspects of switching systems and its maintenance.

Text Books:

- 1. Telecommunication and Switching, Traffic and Networks J E Flood: Pearson Education, 2002.
- 2. Digital Switching Systems, Syed R. Ali, TMH Ed 2002.

Reference Book:

Digital Telephony - John C Bellamy: Wiley India Pvt. Ltd, 3rd Ed, 2008.

<u>MICROELECTRONICS</u> B.E., VI Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC655 | CIE Marks | 40 |
|----------------------------------|-----------------------|------------|----|
| Number of Lecture Hours/Week | 03 | SEE Marks | 60 |
| Total Number of Lecture Hours | 40 (8 Hours / Module) | Exam Hours | 03 |
| | | | |

CREDITS – 03

Course Objectives: This course will enable students to:

- Be familiar with the MOSFET physical structure and operation, terminal characteristics, circuit models and basic circuit applications.
- Confront integrated device and/or circuit design problems, identify the design issues, and develop solutions.
- Analyze and design microelectronic circuits for linear amplifier and digital applications.
- Contrast the input/output and gain characteristics of single-transistor, differential and common two-transistor linear amplifier building block stages.

Module-1

MOSFETS: Device Structure and Physical Operation, V-I Characteristics, MOSFET Circuits at DC, MOSFET as an amplifier and as a switch. **L1, L2**

Module-2

MOSFETS (continued): Biasing in MOS amplifier Circuits, Small Signal Operation and Models, Basic MOSFET amplifier, MOSFET internal capacitances, frequency response of CS amplifier. **L1, L2**

Module-3

MOSFETS (continued): Discrete circuit MOS amplifiers.

Single Stage IC Amplifier: Comparison of MOSFET and BJT, Current sources, Current mirrors and Current steering circuits, high frequency response- general considerations.

L1, L2, L3

Module-4

Single Stage IC Amplifier (continued): CS with active loads, high frequency response of CS, CG amplifiers with active loads, high frequency response of CG, Cascode amplifiers. CS with source degeneration (only MOS amplifiers to be dealt). **L1, L2**

Module-5

Differential and Multistage Amplifiers: The MOS differential pair, small signal operation of MOS differential pair, Differential amplifier with active loads, and frequency response of the differential amplifiers. Multistage amplifiers (only MOS amplifiers to be dealt). **L1, L2**

Course outcomes: After studying this course, students will be able to:

- Explain the underlying physics and principles of operation of Metaloxidesemiconductor (MOS) capacitors and MOS field effect transistors (MOSFETs).
- Describe and apply simple large signal circuit models for MOSFETs.
- Analyze and design microelectronic circuits for linear amplifier for digital applications.
- Use of discrete MOS circuits to design Single stage and Multistage amplifiers to

meet stated operating specifications.

Text Book:

"Microelectronic Circuits", Adel Sedra and K.C. Smith, 6th Edition, Oxford University Press, International Version, 2009.

- 1. **"Microelectronics An integrated approach",** Roger T Howe, Charles G Sodini, Pearson education.
- 2. **"Fundamentals of Microelectronics",** Behzad Razavi, John Wiley India Pvt. Ltd, 2008.
- **3. "Microelectronics Analysis and Design",** Sundaram Natarajan, Tata McGraw-Hill, 2007.

<u>EMBEDDED CONTROLLER LAB</u> B.E., VI Semester, Electronics & Communication Engineering/ Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| _ | | · | |
|---------------------------------|--|------------|----|
| Course Code | 17ECL67 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 01Hr Tutorial (Instructions) + 02 Hours Laboratory = 03 | SEE Marks | 60 |
| RBT Levels | L1, L2, L3 | Exam Hours | 03 |
| | | | |

CREDITS – 02

Course objectives: This course will enable students to:

- Understand the instruction set of ARM Cortex M3, a 32 bit microcontroller and the software tool required for programming in Assembly and C language.
- Program ARM Cortex M3 using the various instructions in assembly level language for different applications.
- Interface external devices and I/O with ARM Cortex M3.
- Develop C language programs and library functions for embedded system applications.

Laboratory Experiments

PART-A: Conduct the following Study experiments to learn ALP using ARM Cortex M3 Registers using an Evaluation board and the required software tool.

- 1. ALP to multiply two 16 bit binary numbers.
- 2. ALP to find the sum of first 10 integer numbers.

PART-B: Conduct the following experiments on an ARM CORTEX M3 evaluation board using evaluation version of Embedded 'C' & Keil uVision-4 tool/compiler.

- 1. Display "Hello World" message using Internal UART.
- 2. Interface and Control a DC Motor.
- 3. Interface a Stepper motor and rotate it in clockwise and anti-clockwise direction.

- 4. Interface a DAC and generate Triangular and Square waveforms.
- 5. Interface a 4x4 keyboard and display the key code on an LCD.
- 6. Using the Internal PWM module of ARM controller generate PWM and vary its duty cycle.
- 7. Demonstrate the use of an external interrupt to toggle an LED On/Off.
- 8. Display the Hex digits 0 to F on a 7-segment LED interface, with an appropriate delay in between.

9. Interface a simple Switch and display its status through Relay, Buzzer and LED.

10. Measure Ambient temperature using a sensor and SPI ADC IC.

Course outcomes: After studying this course, students will be able to:

- Understand the instruction set of 32 bit microcontroller ARM Cortex M3, and the software tool required for programming in Assembly and C language.
- Develop assembly language programs using ARM Cortex M3 for different applications.
- Interface external devices and I/O with ARM Cortex M3.
- Develop C language programs and library functions for embedded system applications.

Conduction of Practical Examination:

- 1. PART-B experiments using Embedded-C are only to be considered for the practical examination. PART-A ALP programs are for study purpose and can be considered for Internal Marks evaluation.
- 2. Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- 3. Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

<u>COMPUTER NETWORKS LAB</u> B.E., VI Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17ECL68 | CIE Marks | 40 |
|---------------------------------|--|------------------|----|
| Number of Lecture Hours/Week | 01Hr Tutorial (Instructions) + 02 Hours Laboratory = 03 | SEE Marks | 60 |
| RBT Levels | L1, L2, L3 | Exam Hours | 03 |

CREDITS – 02

Course objectives: This course will enable students to:

- Choose suitable tools to model a network and understand the protocols at various OSI reference levels.
- Design a suitable network and simulate using a Network simulator tool.
- Simulate the networking concepts and protocols using C/C++ programming.
- Model the networks for different configurations and analyze the results.

Laboratory Experiments

PART-A: Simulation experiments using NS2/ NS3/ OPNET/ NCTUNS/ NetSim/ QualNet or any other equivalent tool

- 1. Implement a point to point network with four nodes and duplex links between them. Analyze the network performance by setting the queue size and varying the bandwidth.
- 2. Implement a four node point to point network with links n0-n2, n1-n2 and n2-n3. Apply TCP agent between n0-n3 and UDP between n1-n3. Apply relevant applications over TCP and UDP agents changing the parameter and determine the number of packets sent by TCP/UDP.
- 3. Implement Ethernet LAN using n (6-10) nodes. Compare the throughput by changing the error rate and data rate.
- 4. Implement Ethernet LAN using n nodes and assign multiple traffic to the nodes and obtain congestion window for different sources/ destinations.
- 5. Implement ESS with transmission nodes in Wireless LAN and obtain the performance parameters.
- 6. Implementation of Link state routing algorithm.

PART-B: Implement the following in C/C++

1. Write a program for a HLDC frame to perform the following.

i) Bit stuffing

- ii) Character stuffing.
- 2. Write a program for distance vector algorithm to find suitable path for transmission.

- 3. Implement Dijkstra's algorithm to compute the shortest routing path.
- 4. For the given data, use CRC-CCITT polynomial to obtain CRC code. Verify the program for the cases

a. Without error

- b. With error
- 5. Implementation of Stop and Wait Protocol and Sliding Window Protocol
- **6.** Write a program for congestion control using leaky bucket algorithm.

Course outcomes: On the completion of this laboratory course, the students will be able to:

- Use the network simulator for learning and practice of networking algorithms.
- Illustrate the operations of network protocols and algorithms using C programming.
- Simulate the network with different configurations to measure the performance parameters.
- Implement the data link and routing protocols using C programming.

Conduct of Practical Examination:

- All laboratory experiments are to be included for practical examination.
- For examination one question from software and one question from hardware or only one hardware experiments based on the complexity to be set.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

<u>6th Semester Open Electives Syllabus for the Courses Offered by EC/TC</u> Board:

DATA STRUCTURE USING C++ B.E VI Semester (Open Elective) [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC661 | CIE Marks | 40 |
|-------------------------|------------------------|------------|----|
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of Lecture | 40 (08 Hrs per Module) | Exam Hours | 03 |
| Hours | | | |
| | | | |

CREDITS – 03

Course objectives: This course will enable students to

- Explain fundamentals of data structures and their applications essential for programming/problem solving
- Analyze Linear Data Structures: Stack, Queues, Lists
- Analyze Non Linear Data Structures: Trees
- Assess appropriate data structure during program development/Problem Solving

Module -1

INTRODUCTION: Functions and parameters, Dynamic memory allocation, Recursion. **LINEAR LISTS:** Data objects and structures, Linear list data structures, Array Representation, Vector Representation, Singly Linked lists and chains. **L1, L2**

Module -2

ARRAYS AND MATRICS: Arrays, Matrices, Special matrices, Sparse matrices.

STACKS: The abstract data types, Array Representation, Linked Representation, Applications-Parenthesis Matching & Towers of Hanoi. **L1, L2, L3**

Module -3

QUEUES: The abstract data types, Array Representation, Linked Representation, Applications-Railroad car arrangement.

HASHING: Dictionaries, Linear representation, Hash table representation. L1, L2, L3

Module -4

BINARY AND OTHER TREES: Trees, Binary trees, Properties and representation of binary trees, Common binary tree operations, Binary tree traversal the ADT binary tree, ADT binary tree and the class linked binary tree. **L1, L2, L3**

Module -5

Priority Queues: Linear lists, Heaps, Applications-Heap Sorting. **Search Trees:** Binary search trees operations and implementation, Binary Search trees with duplicates. **L1, L2, L3** **Course outcomes:** After studying this course, students will be able to:

- Acquire knowledge of Dynamic memory allocation, Various types of data structures, operations and algorithms and Sparse matrices and Hashing
- Understand non Linear data structures trees and their applications
- Design appropriate data structures for solving computing problems
- Analyze the operations of Linear Data structures: Stack, Queue and Linked List and their applications

Text Book:

Data structures, Algorithms, and applications in C++, Sartaj Sahni, Universities Press, 2nd Edition, 2005.

- 1. Data structures, Algorithms, and applications in C++, Sartaj Sahni, Mc. Graw Hill, 2000.
- 2. Object Oriented Programming with C++, E.Balaguruswamy, TMH, 6th Edition, 2013.
- 3. Programming in C++, E.Balaguruswamy. TMH, 4th, 2010.

| | POWER ELECTRON | ICS | |
|----------------------------------|---|--------------------------|--------------|
| • | VI Semester (Open Elective, | not for E&C students) | |
| [As p | er Choice Based Credit System | m (CBCS) Scheme] | |
| Course Code | 17EC662 | CIE Marks | 40 |
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of Lecture Hours | 40 (08 Hours / Module) | Exam Hours | 03 |
| Decture mours | CREDITS – 03 | | |
| Course Objectives: | This course will enable students | s to | |
| - | orking of various power devices | | |
| | is of thyristor circuits with differ | | es. |
| 5 5 | tions of power devices in control | | |
| inverters. | L | , | |
| • Study of power ele | ectronics circuits under differen | t load conditions. | |
| | Module-1 | | |
| Introduction - Applica | ations of Power Electronics, Pow | ver Semiconductor Devi | ces, Control |
| | ver Devices, types of Power Elec | | |
| Power Transistors: Po | ower BJTs: Steady state chara | cteristics. Power MOSF | ETs: device |
| operation, switching | characteristics, IGBTs: device | e operation, output a | nd transfer |
| characteristics. (Text | 1) L1, L2 | | |
| | Module-2 | | |
| | ction, Principle of Operation | - | |
| | CR, Two transistor model of S | | |
| | urn-OFF Mechanism, Turn-O | | |
| | s A and Class B types, Gate | | ance Firing |
| Circuit, Resistance ca | pacitance firing circuit. (Text 2 | 2) L1, L2, L3 | |
| | Module-3 | | |
| | - Introduction, principle of pha | | r operation, |
| | erters, Single phase dual conve | | 1 (D1 |
| 0 | s - Introduction, Principles of (| · · · | |
| Control, Single phase | control with resistive and induc | ctive loads. (lext 1) L1 | , LZ, L3 |
| DC DC Commentary | Module-4 | down operation and | t'a anal |
| | Introduction, principle of step | - | - |
| · · · · | ble of step-up operation, Step-u | - | |
| - | ters, Converter classification, | 5 | ators: Buck |
| regulator, Boost regul | ator, Buck-Boost Regulators. ([*] . Module-5 | ICX(1) L1, L4 | |
| Dulas Width Madula | | ringinly of concretion - | performance |
| | ted Inverters- Introduction, pi hase bridge inverters, voltage | | |
| | inverters, Variable DC-lin | | |
| (Text 1) L1, L2 | | IN IIIVELLEI, DOUSL | |
| (ICAL I) DI, DZ | | | |

Course outcomes: After studying this course, students will be able to:

- Describe the characteristics of different power devices and identify the applications.
- Illustrate the working of DC-DC converter and inverter circuit.
- Determine the output response of a thyristor circuit with various triggering options.
- Determine the response of controlled rectifier with resistive and inductive loads.

Evaluation of CIE Marks:

It is suggested that at least a few experiments of Power Electronics are conducted by the students for better understanding of the course. This activity can be considered for the evaluation of 10 marks out of 40 CIE (Continuous Internal Evaluation) marks, reserved for the other activities.

Question paper pattern:

- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module
- The students will have to answer 5 full questions, selecting one full question from each module

Text Book:

- 1. Mohammad H Rashid, Power Electronics, Circuits, Devices and Applications, 3rd/4th Edition, Pearson Education Inc, 2014, ISBN: 978-93-325-1844-5.
- 2. M.D Singh and K B Khanchandani, Power Electronics, 2nd Edition, Tata Mc-Graw Hill, 2009, ISBN: 0070583897.

Reference Books:

- 4. L. Umanand, Power Electronics, Essentials and Applications, John Wiley India Pvt. Ltd, 2009.
- 5. Dr. P. S. Bimbhra, "Power Electronics", Khanna Publishers, Delhi, 2012.

6. P.C. Sen, "Modern Power Electronics", S Chand & Co New Delhi, 2005.

DIGITAL SYSTEM DESIGN USING VERILOG

B.E., VI Semester (Open Elective)

[As per Choice Based Credit System (CBCS) Scheme]

| Course Code: | 17EC663 | CIE Marks: 40 |
|--------------------------------|------------------------|----------------|
| Number of Lecture Hours/Week: | 03 | SEE Marks: 60 |
| Total Number of Lecture Hours: | 40 (08 Hrs per module) | Exam Hours: 03 |
| CREDITS - 03 | | |

Course Objectives: This course will enable students to

- Understand the concepts of Verilog Language.
- Design the digital systems as an activity in a larger systems design context.
- Study the design and operation of semiconductor memories frequently used in application specific digital system.
- Inspect how effectively IC's are embedded in package and assembled in PCB's for different application.
- Design and diagnosis of processors and I/O controllers used in embedded systems.

Module -1

Introduction and Methodology:

Digital Systems and Embedded Systems, Real-World Circuits, Models, Design Methodology (1.1, 1.3 to 1.5 of Text).

Combinational Basics: Combinational Components and Circuits, Verification of Combinational Circuits.(2.3 and 2.4 of Text)

Sequential Basics: Sequential Datapaths and Control Clocked Synchronous Timing Methodology (4.3 up to 4.3.1,4.4 up to 4.4.1 of Text). **L1, L2, L3**

Module -2

Memories: Concepts, Memory Types, Error Detection and Correction (Chap 5 of Text). **L1, L2, L3**

Module -3

Implementation Fabrics: Integrated Circuits, Programmable Logic Devices, Packaging and Circuit boards, Interconnection and Signal integrity (Chap 6 of Text). **L1, L2, L3**

Module -4

I/O interfacing: I/O devices, I/O controllers, Parallel Buses, Serial Transmission, I/O software (Chap 8 of Text). **L1, L2, L3**

Module -5

Design Methodology: Design flow, Design optimization, Design for test, Nontechnical Issues (Chap 10 of Text). **L1, L2, L3, L4**

Course outcomes: After studying this course, students will be able to:

- Construct the combinational circuits, using discrete gates and programmable logic devices.
- Describe Verilog model for sequential circuits and test pattern generation.
- Design a semiconductor memory for specific chip design.
- Design embedded systems using small microcontrollers, larger CPUs/DSPs, or hard or soft processor cores.
- Synthesize different types of processor and I/O controllers that are used in embedded system.

Text Book:

Peter J. Ashenden, "Digital Design: An Embedded Systems Approach Using VERILOG", Elesvier, 2010.

B.E E&C SEVENTH SEMESTER SYLLABUS

MICROWAVES AND ANTENNAS B.E., VII Semester, Electronics &Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC71 | CIE Marks | 40 |
|-------------------------------|------------------------|------------|----|
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50 (10 Hours / Module) | Exam Hours | 03 |
| | | | |

CREDITS – 04

Course objectives: This course will enable students to:

- Describe the microwave properties and its transmission media
- Describe microwave devices for several applications
- Understand the basics of antenna theory
- Select antennas for specific applications

Module-1

Microwave Tubes: Introduction, Reflex Klystron Oscillator, Mechanism of Oscillations, Modes of Oscillations, Mode Curve (Qualitative Analysis only). (Text 1: 9.1, 9.2.2) **Microwave Transmission Lines:** Microwave Frequencies, Microwave devices, Microwave Systems, Transmission Line equations and solutions, Reflection Coefficient and Transmission Coefficient, Standing Wave and Standing Wave Ratio, Smith Chart, Single Stub matching. (Text 2: 0.1, 0.2, 0.3, 3.1, 3.2, 3.3, 3.5, 3.6 Except Double stub matching) **L1, L2**

Module-2

Microwave Network theory: Symmetrical Z and Y-Parameters for Reciprocal Networks, S matrix representation of Multi-Port Networks. (Text 1: 6.1, 6.2, 6.3) Microwave Passive Devices: Coaxial Connectors and Adapters, Attenuators, Phase Shifters, Waveguide Tees, Magic tees. (Text 1: 6.4.2, 6.4.14, 6.4.15, 6.4.16) L1, L2

Module-3

Strip Lines: Introduction, Micro Strip lines, Parallel Strip lines, Coplanar Strip lines, Shielded Strip Lines. (Text 2: Chapter 11)

Antenna Basics: Introduction, Basic Antenna Parameters, Patterns, Beam Area, Radiation Intensity, Beam Efficiency, Directivity and Gain, Antenna Apertures, Effective Height, Bandwidth, Radio Communication Link, Antenna Field Zones & Polarization. (Text 3: 2.1-2.11, 2.13, 2.15) **L1, L2, L3**

Module-4

Point Sources and Arrays: Introduction, Point Sources, Power Patterns, Power Theorem, Radiation Intensity, Field Patterns, Phase Patterns, Arrays of Two Isotropic Point Sources, Pattern Multiplication, Linear Arrays of n Isotropic Point Sources of equal Amplitude and Spacing.(Text 3: 5.1 – 5.11, 5.13)

Electric Dipoles: Introduction, Short Electric Dipole, Fields of a Short Dipole (General and Far Field Analyses), Radiation Resistance of a Short Dipole, Thin Linear Antenna (Field Analyses), Radiation Resistances of Lambda/2 Antenna. (Text 3: 6.1 -6.6) **L1, L2, L3, L4**

Module-5

Loop and Horn Antenna: Introduction, Small loop, Comparison of Far fields of Small Loop and Short Dipole, The Loop Antenna General Case, Far field Patterns of Circular Loop Antenna with Uniform Current, Radiation Resistance of Loops, Directivity of Circular Loop Antennas with Uniform Current, Horn antennas Rectangular Horn Antennas.(Text 3: 7.1-7.8, 7.19, 7.20)

Antenna Types: Helical Antenna, Helical Geometry, Practical Design Considerations of Helical Antenna, Yagi-Uda array, Parabola General Properties, Log Periodic Antenna. (Text 3: 8.3, 8.5, 8.8, 9.5, 11.7) **L1, L2, L3**

Course Outcomes: At the end of the course, students will be able to:

- Describe the use and advantages of microwave transmission
- Analyze various parameters related to microwave transmission lines and waveguides
- Identify microwave devices for several applications
- Analyze various antenna parameters necessary for building an RF system
- Recommend various antenna configurations according to the applications

Text Books:

- Microwave Engineering Annapurna Das, Sisir K Das TMH Publication, 2nd, 2010.
- 2. Microwave Devices and circuits- Liao, Pearson Education.
- 3. Antennas and Wave Propagation, John D. Krauss, Ronald J Marhefka and Ahmad S Khan,4th Special Indian Edition, McGraw-Hill Education Pvt. Ltd., 2010.

- 1. Microwave Engineering David M Pozar, John Wiley India Pvt. Ltd. 3rdEdn, 2008.
- 2. Microwave Engineering Sushrut Das, Oxford Higher Education, 2ndEdn, 2015.
- 3. **Antennas and Wave Propagation** Harish and Sachidananda: Oxford University Press, 2007.

<u>DIGITAL IMAGE PROCESSING</u> B.E., VII Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC72 | CIE Marks | 40 |
|----------------------------------|------------------------|------------------|----|
| Number of Lecture Hours/Week | 04 | SEE Marks | 60 |
| Total Number of Lecture Hours | 50 (10 Hours / Module) | Exam Hours | 03 |
| | CDEDITS _ 01 | | |

Course Objectives: The objectives of this course are to:

- Understand the fundamentals of digital image processing
- Understand the image transform used in digital image processing
- Understand the image enhancement techniques used in digital image processing
- Understand the image restoration techniques and methods used in digital image processing
- Understand the Morphological Operations and Segmentation used in digital image processing

Module-1

Digital Image Fundamentals: What is Digital Image Processing?, Origins of Digital Image Processing, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition, Image Sampling and Quantization, Some Basic Relationships Between Pixels, Linear and Nonlinear Operations. [Text: Chapter 1 and Chapter 2: Sections 2.1 to 2.5, 2.6.2] **L1, L2**

Module-2

Spatial Domain: Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters

Frequency Domain: Preliminary Concepts, The Discrete Fourier Transform (DFT) of Two Variables, Properties of the 2-D DFT, Filtering in the Frequency Domain, Image Smoothing and Image Sharpening Using Frequency Domain Filters, Selective Filtering.

[Text: Chapter 3: Sections 3.2 to 3.6 and Chapter 4: Sections 4.2, 4.5 to 4.10] **L1, L2, L3**

Module-3

Restoration: Noise models, Restoration in the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Linear, Position-Invariant Degradations, Estimating the Degradation Function, Inverse Filtering, Minimum Mean Square Error (Wiener) Filtering, Constrained Least Squares Filtering. [Text: Chapter 5: Sections 5.2, to 5.9] **L1, L2, L3**

Module-4

Color Image Processing: Color Fundamentals, Color Models, Pseudocolor Image Processing.

Wavelets: Background, Multiresolution Expansions.

Morphological Image Processing: Preliminaries, Erosion and Dilation, Opening and Closing, The Hit-or-Miss Transforms, Some Basic Morphological Algorithms.

[Text: Chapter 6: Sections 6.1 to 6.3, Chapter 7: Sections 7.1 and 7.2, Chapter 9: Sections 9.1 to 9.5] **L1, L2, L3**

Module-5

Segmentation: Point, Line, and Edge Detection, Thresholding, Region-Based Segmentation, Segmentation Using Morphological Watersheds.

Representation and Description: Representation, Boundary descriptors. [Text: Chapter 10: Sections 10.2, to 10.5 and Chapter 11: Sections 11.1 and 11.2] **L1, L2, L3**

Course Outcomes: At the end of the course students should be able to:

- Understand image formation and the role human visual system plays in perception of gray and color image data.
- Apply image processing techniques in both the spatial and frequency (Fourier) domains.
- Design image analysis techniques in the form of image segmentation and to evaluate the Methodologies for segmentation.
- Conduct independent study and analysis of Image Enhancement techniques.
- Text Book: Digital Image Processing- Rafel C Gonzalez and Richard E. Woods, PHI 3rd Edition 2010.

- 1. **Digital Image Processing** S.Jayaraman, S.Esakkirajan, T.Veerakumar, Tata McGraw Hill 2014.
- 2. Fundamentals of Digital Image Processing-A. K. Jain, Pearson 2004.

| | POWER ELECTRO | DNICS | |
|-------------------|-----------------------------------|-------------------|-------|
| B.E., VII Sen | nester, Electronics & Comm | unication Enginee | ering |
| [As per | Choice Based Credit Syster | n (CBCS) Scheme] | |
| Course Code | 17EC73 | CIE Marks | 40 |
| Number of Lecture | 04 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 50 (10 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS - 04 | | |

CREDITS - 04

Course Objectives: This course will enable students to:

- Understand the construction and working of various power devices.
- Study and analysis of thyristor circuits with different triggering conditions.
- Learn the applications of power devices in controlled rectifiers, converters and inverters.
- Study of power electronics circuits under various load conditions.

Module-1

Introduction - Applications of Power Electronics, Power Semiconductor Devices, Control Characteristics of Power Devices, types of Power Electronic Circuits, Peripheral Effects. Power Transistors: Power BJTs: Steady state characteristics. Power MOSFETs: device operation, switching characteristics, IGBTs: device operation, output and transfer characteristics, di/dt and dv/dt limitations. (Text 1) **L1, L2**

Module-2

Thyristors - Introduction, Principle of Operation of SCR, Static Anode-Cathode Characteristics of SCR, Two transisitor model of SCR, Gate Characteristics of SCR, Turn-ON Methods, Turn-OFF Mechanism, Turn-OFF Methods: Natural and Forced Commutation – Class A and Class B types, Gate Trigger Circuit: Resistance Firing Circuit, Resistance capacitance firing circuit, UJT Firing Circuit. (Text 2) **L1, L2, L3**

Module-3

Controlled Rectifiers - Introduction, Principle of Phase-Controlled Converter Operation, Single-Phase Full Converter with RL Load, Single-Phase Dual Converters, Single-Phase Semi Converter with RL load.

AC Voltage Controllers - Introduction, Principles of ON-OFF Control, Principle of Phase Control, Single phase controllers with resistive and inductive loads. (Text 1) **L1, L2, L3**

Module-4

DC-DC Converters - Introduction, principle of step-down operation and it's analysis with RL load, principle of step-up operation, Step-up converter with a resistive load, Performance parameters, Converter classification, Switching mode regulators: Buck regulator, Boost regulator, Buck-Boost Regulators, Chopper circuit design. (Text 1) **L1, L2**

Module-5

Pulse Width Modulated Inverters- Introduction, principle of operation, performance parameters, Single phase bridge inverters, voltage control of single phase inverters, current source inverters, Variable DC-link inverter, Boost inverter, Inverter circuit design.

Static Switches: Introduction, Single phase AC switches, DC Switches, Solid state relays, Microelectronic relays. (Text 1) **L1, L2**

Course Outcomes: At the end of the course students should be able to:

- Describe the characteristics of different power devices and identify the various applications associated with it.
- Illustrate the working of power circuit as DC-DC converter.
- Illustrate the operation of inverter circuit and static switches.
- Determine the output response of a thyristor circuit with various triggering options.
- Determine the response of controlled rectifier with resistive and inductive loads.

Evaluation of Internal Assessment Marks:

It is suggested that at least 4 experiments of Power Electronics to be conducted by the students. This activity can be considered for the evaluation of 10 marks out of 40 Continuous Internal Evaluation marks, reserved for the other activities.

Text Books:

- 1. Mohammad H Rashid, Power Electronics, Circuits, Devices and Applications, 3rd/4th Edition, Pearson Education Inc, 2014, ISBN: 978-93-325-1844-5.
- 2. M.D Singh and K B Khanchandani, Power Electronics, 2nd Edition, Tata Mc-Graw Hill, 2009, ISBN: 0070583897

- 1. L. Umanand, Power Electronics, Essentials and Applications, John Wiley India Pvt. Ltd, 2009.
- 2. Dr. P. S. Bimbhra, "Power Electronics", Khanna Publishers, Delhi, 2012.
- 3. P.C. Sen, "Modern Power Electronics", S Chand & Co New Delhi, 2005.
- 4. Earl Gose, Richard Johnsonbaugh, Steve Jost, Pattern Recognition and Image Analysis, ePub eBook.

| B.E., VII S | <u>MULTIMEDIA COMMU</u> Semester, Electronics & Com | | ring/ |
|--|--|--------------------------------|-----------------|
| | Telecommunication Er | | 8, |
| [As | per Choice Based credit Sys | tem (CBCS) Scheme | |
| Course Code | 17EC741 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 03 | SEE Marks | 60 |
| Total Number of | 40 (08 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | | | |
| | CREDITS – 03 | | |
| • | his course will enable students | | . 1 1. |
| | al knowledge in understanding | g the basics of differen | it multimedia |
| networks and ap | - | anning to another diff | concert modia |
| | tization principle techniques re | equired to analyze diff | erent media |
| types.Analyze compres | ssion techniques required to co | moress text and imag | e and gain |
| knowledge of DM | | mpress text and mag | c and gam |
| 0 | ssion techniques required to co | mpress audio and vid | 60. |
| • - | al knowledge about multimedi | - | |
| networks. | an milewieage about mathinear | | |
| | Module-1 | | |
| | unications: Introduction, Mu | | - |
| multimedia networ | , II | ns, Application an | d networking |
| terminology. (Chap 1 | , . | | |
| | Module-2 | • • • • • | |
| = | esentation: Introduction, Dig | gitization principles, | Text, Images |
| Audio and Video (Ch | ap 2 of Text 1) L1, L2 | | |
| | Module-3 | | |
| Text and image compression, image | compression: Introductio Compression. (Chap 3 of Text | · · · | rinciples, text |
| | redia systems: Introduction, S, Networking, Multimedia op L1, L2, L3 | | |
| | Module-4 | | |
| | ompression: Introduction, Aud | 1 , | - · |
| video compression p | rinciples, video compression. (| Chap. 4 of Text 1). L 1 | l, L2, L3 |
| | Module-5 | | |
| | MOUUIE-3 | | |

Course Outcomes: After studying this course, students will be able to:

- Understand basics of different multimedia networks and applications.
- Understand different compression techniques to compress audio and video.
- Describe multimedia Communication across Networks.
- Analyse different media types to represent them in digital form.
- Compress different types of text and images using different compression techniques and analyse DMS.

Text Books:

- 1. Fred Halsall, "Multimedia Communications", Pearson education, 2001 ISBN 9788131709948.
- 2. K. R. Rao, Zoran S. Bojkovic, Dragorad A. Milovanovic, "Multimedia Communication Systems", Pearson education, 2004. ISBN -9788120321458

Reference Book:

Raifsteinmetz, Klara Nahrstedt, "Multimedia: Computing, Communications and Applications", Pearson education, 2002. ISBN -9788177584417

| B.E., VII Semester, Electronics & Communication Engineering/ Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme] Course Code 17EC742 CIE Marks 40 Number of Lecture 03 SEE Marks 60 Hours/Week 03 CREDITS - 03 Course Objectives: The objectives of this course are to: • Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. Introduce students to basic signal processing techniques in analysing biological signals. • Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. • Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical signals, Objectives and difficulties in Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements for biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-3 Module-3 Module-3 Module-3 Module-3 | ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ | BIOMEDICAL SIG | | |
|--|--|-------------------------|---------------------|--------------------------------|
| Ids per Choice Based Credit System (CBCS) Scheme] Course Code 17EC742 CIE Marks 40 Number of Lecture 03 SEE Marks 60 Hours/Week O3 Exam Hours 03 CREDITS - 03 CREDITS - 03 Course Objectives: The objectives of this course are to: • Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. • Introduce students to basic signal processing techniques in analysing biological signals. • Develop the students mathematical and computational skills relevant to the field biomedical signal processing. • Develop a thorough understanding on basics of ECG signal compression algorithms. • Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG signal conversion requirements biomedical signals, Signal conversion systems, Conversion requirements biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging, a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adoptive Noise Cancelling: Principal noise canceller mode | B.E., VII S | • | | |
| Course Code 17EC742 CIE Marks 40 Number of Lecture Hours/Week 03 SEE Marks 60 Total Number of Lecture Hours 40 (8 Hours / Module) Exam Hours 03 CREDITS - 03 CREDITS - 03 Course Objectives: The objectives of this course are to: 0 • Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. Introduce students to basic signal processing techniques in analysing biological signals. Develop the students mathematical and computational skills relevant to the field biomedical signal processing. • Develop the student's awareness of the complexity of various biological phenome and cultivate an understanding on basics of ECG signal compression algorithms. • Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements to biomedical signals, Signal conversion systems, Sonversion requirements to biomedical signal averaging: Basics of signal averaging, signal averaging. | | | | |
| Number of Lecture Hours/Week 03 SEE Marks 60 Total Number of Lecture Hours 40 (8 Hours / Module) Exam Hours 03 CREDITS - 03 CREDITS - 03 CREDITS - 03 CREDITS - 03 Course Objectives: The objectives of this course are to: • Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. • Introduce students to basic signal processing techniques in analysing biological signals. • Develop the students mathematical and computational skills relevant to the field biomedical signal processing. • Develop a thorough understanding on basics of ECG signal compression algorithms. • Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements biomedical signals, Signal conversion systems, Conversion requirements biomedical signal averaging; signal averaging. Module-2 Signal Averaging: Basics of signal averaging, signa | | | | |
| Hours/Week Exam Hours 03 Total Number of Lecture Hours 40 (8 Hours / Module) Exam Hours 03 CREDITS - 03 Course Objectives: The objectives of this course are to: • Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. introduce students to basic signal processing techniques in analysing biological signals. • Develop the students mathematical and computational skills relevant to the field biomedical signal processing. • Develop a thorough understanding on basics of ECG signal compression algorithms. • Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements fib biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, signal averaging as a digital filte | | | | |
| Total Number of Lecture Hours 40 (8 Hours / Module) Exam Hours 03 CREDITS - 03 Course Objectives: The objectives of this course are to: • Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. • Introduce students to basic signal processing techniques in analysing biological signals. • Develop the students mathematical and computational skills relevant to the field biomedical signal processing. • Develop a thorough understanding on basics of ECG signal compression algorithms. • Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements if biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adapti cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Module-3 Data Compression Techniques: Turning point algor | | 03 | SEE MAIRS | 00 |
| Lecture Hours Module) CREDITS - 03 Course Objectives: The objectives of this course are to: • Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. Introduce students to basic signal processing techniques in analysing biological signals. • Develop the students mathematical and computational skills relevant to the field biomedical signal processing. • Develop a thorough understanding on basics of ECG signal compression algorithms. • Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements of biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, signal averaging. Adaptive Roise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of signal averaging. Adaptive filtering (Text-1), L2, L3 Module-3 Data Compression Techniques: Turning | | 40 (8 Hours / | Evam Hours | 03 |
| CREDITS - 03 Course Objectives: The objectives of this course are to: Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. Introduce students to basic signal processing techniques in analysing biological signals. Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements f biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adapti cancelling using a sine wave model, other applications of adaptive filtering (Text-11, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F. algorithm, Huffman coding, data reduction algorithms The Fourier transfor Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | • | Exam nouis | 03 |
| Course Objectives: The objectives of this course are to: Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. Introduce students to basic signal processing techniques in analysing biological signals. Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements of biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F. algorithm, Huffman coding, data reduction algorithms The Fourier transfor Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | | ITS - 03 | |
| such as ECG and EEG. Introduce students to basic signal processing techniques in analysing biological signals. Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenome: and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements to biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor. Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | Course Objectives: | | | |
| such as ECG and EEG. Introduce students to basic signal processing techniques in analysing biological signals. Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenome: and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements to biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor. Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | • Describe the original | in, properties and suit | able models of im | portant biological signals |
| signals. Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenomerand cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG signat conversion :Simple signal conversion systems, Conversion requirements for biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3) Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | • | | | |
| signals. Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenomerand cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG signat conversion :Simple signal conversion systems, Conversion requirements for biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3) Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | • Introduce studen | ts to basic signal proc | essing techniques | in analysing biological |
| Develop the students mathematical and computational skills relevant to the field biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenome and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements fibiomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor: Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | 0 1 | 0 1 | |
| biomedical signal processing. Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenomer and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements of biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F. algorithm, Huffman coding, data reduction algorithms The Fourier transfor: Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | 0 | ents mathematical and | d computational s | kills relevant to the field o |
| Develop a thorough understanding on basics of ECG signal compression algorithms. Increase the student's awareness of the complexity of various biological phenomer and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements of biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Falgorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | - | | <u>.</u> | |
| algorithms. Increase the student's awareness of the complexity of various biological phenomer and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements for biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor: Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | • | | pasics of ECG sign | al compression |
| and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements f biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adapti cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | = | 5 | 0 | 1 |
| and cultivate an understanding of the promises, challenges of the biomedical engineering. Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements f biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adapti cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F algorithm, Huffman coding, data reduction algorithms The Fourier transfor Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | • Increase the stud | ent's awareness of the | e complexity of var | ious biological phenomen |
| Module-1 Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements for biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3) Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Falgorithm, Huffman coding, data reduction algorithms The Fourier transfor: Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | | 1 0 | e 1 |
| Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements f biomedical signals, Signal conversion circuits (Text-1) L1, L2 <u>Module-2</u> Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adapti cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 <u>Module-3</u> Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fi algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | engineering. | | | |
| Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements f biomedical signals, Signal conversion circuits (Text-1) L1, L2 <u>Module-2</u> Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adapti cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 <u>Module-3</u> Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | | | |
| Biomedical Signals, Objectives and difficulties in Biomedical analysis. Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements f biomedical signals, Signal conversion circuits (Text-1) L1, L2 <u>Module-2</u> Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 <u>Module-3</u> Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F. algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | Inter duction to Die | | | dia al Oisera ala Essa es elas |
| Electrocardiography: Basic electrocardiography, ECG lead systems, ECG sig characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements f biomedical signals, Signal conversion circuits (Text-1) L1, L2 <u>Module-2</u> Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 <u>Module-3</u> Data Compression Techniques: Turning point algorithm, AZTEC algorithm, F. algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | - | | |
| characteristics. Signal Conversion :Simple signal conversion systems, Conversion requirements is biomedical signals, Signal conversion circuits (Text-1) L1, L2 Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | e . | 0 | | 5 |
| Signal Conversion :Simple signal conversion systems, Conversion requirements to biomedical signals, Signal conversion circuits (Text-1) L1, L2 <u>Module-2</u> Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 <u>Module-3</u> Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | · | y. Dasic electrocardi | lography, ECG I | eau systems, ECG sign |
| biomedical signals, Signal conversion circuits (Text-1) L1, L2 <u>Module-2</u> Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 <u>Module-3</u> Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | ·Simple signal conver | sion systems Co | nversion requirements fo |
| Module-2 Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text-L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Falgorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | - | | • | - |
| Signal Averaging: Basics of signal averaging, signal averaging as a digital filter, typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transfor: Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | biointearear bightaib, c | 3 | . , . | - |
| typical averager, software for signal averaging, limitations of signal averaging. Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transform Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | <u> </u> | | | |
| Adaptive Noise Cancelling: Principal noise canceller model, 60-Hz adaptic cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transfort Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | _ | | |
| cancelling using a sine wave model, other applications of adaptive filtering (Text- L1, L2, L3 Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Fa algorithm, Huffman coding, data reduction algorithms The Fourier transfor Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | | | |
| L1, L2, L3 <u>Module-3</u> Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Falgorithm, Huffman coding, data reduction algorithms The Fourier transform Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | | | |
| Module-3 Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Falgorithm, Huffman coding, data reduction algorithms The Fourier transform Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | 0 0 | sine wave model, othe | er applications of | adaptive filtering (Text- |
| Data Compression Techniques: Turning point algorithm, AZTEC algorithm, Falgorithm, Huffman coding, data reduction algorithms The Fourier transform Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | L1, L2, L3 | | | |
| algorithm, Huffman coding, data reduction algorithms The Fourier transform Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | | | |
| Correlation, Convolution, Power spectrum estimation, Frequency domain analysis the ECG (Text-1) L1, L2, L3 | | | | |
| the ECG (Text-1) L1, L2, L3 | | | | |
| | | | n estimation, Freq | luency domain analysis c |
| BR = 11 = A | the ECG (Text-1) L1 | , L2, L3 | | |
| Module-4 | | | | |

Cardiological signal processing:

Basic Electrocardiography, ECG data acquisition, ECG lead system, ECG signal characteristics (parameters and their estimation), Analog filters, ECG amplifier, and QRS detector, Power spectrum of the ECG, Bandpass filtering techniques, Differentiation techniques, Template matching techniques, A QRS detection algorithm, Realtime ECG processing algorithm, ECG interpretation, ST segment analyzer, Portable arrhythmia monitor. (Text -2) **L1, L2, L3**

Module-5

Neurological signal processing: The brain and its potentials, The electrophysiological origin of brain waves, The EEG signal and its characteristics (EEG rhythms, waves, and transients), Correlation.

Analysis of EEG channels: Detection of EEG rhythms, Template matching for EEG, spike and wave detection (Text-2). **L1, L2, L3**

Course outcomes: At the end of the course, students will be able to:

- Possess the basic mathematical, scientific and computational skills necessary to analyse ECG and EEG signals.
- Apply classical and modern filtering and compression techniques for ECG and EEG signals
- Develop a thorough understanding on basics of ECG and EEG feature extraction.

Text Books:

- 1. Biomedical Digital Signal Processing- Willis J. Tompkins, PHI 2001.
- 2. Biomedical Signal Processing Principles and Techniques- D C Reddy, McGraw-Hill publications 2005

Reference Book:

Biomedical Signal Analysis-Rangaraj M. Rangayyan, John Wiley & Sons 2002

| D.D., VII 50 | mester, Electronics & Commun | ication Engineering | |
|---|---|---|--|
| | /Telecommunication Engine | | |
| | r Choice Based Credit System (| | |
| Course Code | 17EC743 | CIE Marks | 40 |
| Number of Lecture Hours/Week | 03 | SEE Marks | 60 |
| Total Number of Lecture Hours | 40 (08 Hours per Module) | Exam Hours | 03 |
| | Credits – 03 | I | |
| Course Objectives: Th | his Course will enable students to | | |
| - | orical background of Real-time sy | | cations. |
| | ncepts of computer control and h | | |
| Time Application | | | 101 100 |
| | uages to develop software for Rea | 1-Time Applications | |
| | cepts of operating system and RTS | | Inlogies |
| | spis of operating system and Kie | | iorogica. |
| | Module-1 | | |
| Introduction to Real- | Time Systems: Historical backgr | round, Elements of a | Comput |
| | S- Definition, Classification | | |
| Constraints, Classifica | | c c | |
| constraints, classifica | | | |
| | 0 | vence Control Loor | Contro |
| Concepts of Compu | ter Control: Introduction, Seq | | |
| Concepts of Compu Supervisory Control, (| ter Control: Introduction, Sequence Control, High Computer Control, High Control, High Computer Control, High Control, High Control, Hi | | |
| Concepts of Compu | ter Control: Introduction, Sequentialized Computer Control, Hiero, 60 L1, L2 | | |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 | ter Control: Introduction, Seq Centralized Computer Control, Hie .6) L1, L2 Module-2 | erarchical Systems. (1 | Text Boo |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware | ter Control: Introduction, Sequentialized Computer Control, Hie (.6) L1, L2 Module-2 Requirements for Real-Time | erarchical Systems. (1 Applications: Int | Text Boo |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co | ter Control: Introduction, Sequentialized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom | erarchical Systems. (T e Applications: Int puters and Microc | Text Boo |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor | ter Control: Introduction, Sequentralized Computer Control, Hie (.6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, | erarchical Systems. (T e Applications: Intr puters and Microc Data Transfer Te | Text Boo |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, adard Interface.(Text Book: 3.1 to | erarchical Systems. (T e Applications: Intr puters and Microc Data Transfer Te | Text Boo |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star | ter Control: Introduction, Sequentralized Computer Control, Hie .6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, ndard Interface.(Text Book: 3.1 to Module-3 | erarchical Systems. (T e Applications: Intr puters and Microc Data Transfer Te 3.8) L1, L2 | Fext Boo roduction ontroller echnique |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T | ter Control: Introduction, Sequentralized Computer Control, Hie .6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, ndard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, | erarchical Systems. (1 e Applications: Intro- puters and Microc Data Transfer Te 3.8) L1, L2 Syntax Layout and Re | Fext Boo roduction ontroller echnique |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, ndard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta | erarchical Systems. (T e Applications: Intraputers and Microc Data Transfer Te 3.8) L1, L2 Syntax Layout and Re nts, Modularity and | Fext Boo roduction ontroller echnique eadabilit |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula | ter Control: Introduction, Sequentralized Computer Control, Hie .6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, ndard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S | erarchical Systems. (1 Applications: Intro- puters and Microco Data Transfer Te 3.8) L1, L2 Syntax Layout and Re- nts, Modularity and Structures, Exception | Fext Boo roduction ontroller echnique eadabilit Variable Handlin |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co | ter Control: Introduction, Sequentralized Computer Control, Hie .6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, adard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S p-routines, Interrupts and Device | erarchical Systems. (1 Applications: Intro- puters and Microc Data Transfer Te 3.8) L1, L2 Syntax Layout and Re nts, Modularity and Structures, Exception Handling, Concurrent | roduction ontroller echnique eadabilit Variable Handlin ncy, Rea |
| Concepts of Compu Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, adard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text H | erarchical Systems. (1 Applications: Intro- puters and Microc Data Transfer Te 3.8) L1, L2 Syntax Layout and Re nts, Modularity and Structures, Exception Handling, Concurrent | roduction ontroller echnique eadabilit Variable Handlin ncy, Rea |
| Concepts of Compu Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie | ter Control: Introduction, Sequentralized Computer Control, Hie .6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, indard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta or Programs, Data types, Control S o-routines, Interrupts and Device w of Real-Time Languages. (Text Here) Module-4 | erarchical Systems. (1 e Applications: Intro- puters and Microc Data Transfer Te 3.8) L1, L2 Syntax Layout and Re- nts, Modularity and Structures, Exception Handling, Concurrent Book: 5.1 to 5.14) L1, | Fext Boo roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 |
| Concepts of Compu Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, adard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text Here) Module-4 ntroduction, Real-Time Multi-Task | erarchical Systems. (T e Applications: Intraputers and Microce Data Transfer Te 3.8) L1, L2 Syntax Layout and Re nts, Modularity and Structures, Exception Handling, Concurrer Book: 5.1 to 5.14) L1, king OS, Scheduling S | Text Boo roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie |
| Concepts of Compu Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, adard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S o-routines, Interrupts and Device w of Real-Time Languages. (Text Here) Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler ar | erarchical Systems. (T e Applications: Intro- puters and Microco Data Transfer Te 3.8) L1, L2 Syntax Layout and Re- nts, Modularity and Structures, Exception Handling, Concurrent Book: 5.1 to 5.14) L1, king OS, Scheduling Sond Real-Time Clock | Text Boo roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interruj |
| Concepts of Compu Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T Handler, Memory Mar | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, adard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text Here) Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler an hagement, Code Sharing, Resour | erarchical Systems. (1 e Applications: Intraputers and Microc Data Transfer Te 3.8) L1, L2 Syntax Layout and Rents, Modularity and Structures, Exception Handling, Concurrent Book: 5.1 to 5.14) L1, king OS, Scheduling Sond Real-Time Clock ce Control, Task Co- | Text Boo roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interruj |
| Concepts of Compu Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T Handler, Memory Mar | ter Control: Introduction, Sequentralized Computer Control, Hie Centralized Computer Control, Hie Control, L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, indard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta or Programs, Data types, Control So- routines, Interrupts and Device w of Real-Time Languages. (Text H Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler an inagement, Code Sharing, Resour Mutual Exclusion.(Text Book: 6.1 | erarchical Systems. (1 e Applications: Intraputers and Microc Data Transfer Te 3.8) L1, L2 Syntax Layout and Rents, Modularity and Structures, Exception Handling, Concurrent Book: 5.1 to 5.14) L1, king OS, Scheduling Sond Real-Time Clock ce Control, Task Co- | Text Boo roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interruj |
| Concepts of Compute Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processon Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T Handler, Memory Mar and Communication, N | ter Control: Introduction, Sequentralized Computer Control, Hie Centralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, and Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text Here) Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler and hagement, Code Sharing, Resour Mutual Exclusion.(Text Book: 6.1 Module-5 | erarchical Systems. (T Applications: Intro- puters and Microce Data Transfer Te 3.8) L1, L2 Syntax Layout and Re- nts, Modularity and Structures, Exception Handling, Concurrent Book: 5.1 to 5.14) L1, king OS, Scheduling S nd Real-Time Clock ce Control, Task Co- to 6.11) L1, L2 | Text Boo roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interrup Operatio |
| Concepts of Compu Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T Handler, Memory Mar and Communication, N | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, indard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta r Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text H Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler and hagement, Code Sharing, Resour Mutual Exclusion.(Text Book: 6.1 Module-5 General Introduction: Introduction | erarchical Systems. (1 e Applications: Intraputers and Microce Data Transfer Te 3.8) L1, L2 Syntax Layout and Re nts, Modularity and Structures, Exception Handling, Concurrer Book: 5.1 to 5.14) L1, king OS, Scheduling S nd Real-Time Clock ce Control, Task Co- to 6.11) L1, L2 tion, Specification I | Text Bool roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interrup Operatio |
| Concepts of Compute Supervisory Control, C 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T Handler, Memory Mar and Communication, N | ter Control: Introduction, Sequentralized Computer Control, Hie Centralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, and Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta ar Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text Here) Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler and hagement, Code Sharing, Resour Mutual Exclusion.(Text Book: 6.1 Module-5 | erarchical Systems. (1 e Applications: Intraputers and Microce Data Transfer Te 3.8) L1, L2 Syntax Layout and Re nts, Modularity and Structures, Exception Handling, Concurrer Book: 5.1 to 5.14) L1, king OS, Scheduling S nd Real-Time Clock ce Control, Task Co- to 6.11) L1, L2 tion, Specification I | Text Bool roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interrup Operatio |
| Concepts of Compute Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T Handler, Memory Mar and Communication, M Design of RTS – O Preliminary Design, Si | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, indard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta in Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text H Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler and hagement, Code Sharing, Resour Mutual Exclusion.(Text Book: 6.1 Module-5 General Introduction: Introduction ngle-Program Approach, Foregrou | erarchical Systems. (Terarchical Systems. (Terarchical Systems. (Terarchications: Intraputers and Microce Data Transfer Teras) L1, L2 Syntax Layout and Rents, Modularity and Structures, Exception Handling, Concurrer Book: 5.1 to 5.14) L1, king OS, Scheduling Send Real-Time Clock ce Control, Task Co-to 6.11) L1, L2 tion, Specification Ind/Background System | Text Bool roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interrup Operatio |
| Concepts of Compu Supervisory Control, O 1.1 to 1.6 and 2.1 to 2 Computer Hardware General Purpose Co Specialized Processor Communications, Star Languages for Real-T Declaration and Initia Compilation of Modula Low-level facilities, Co Time Support, Overvie Operating Systems: I Priority Structures, T Handler, Memory Mar and Communication, M Design of RTS – O Preliminary Design, Si RTS Development M | ter Control: Introduction, Sequentralized Computer Control, Hie (6) L1, L2 Module-2 Requirements for Real-Time mputer, Single Chip Microcom rs, Process-Related Interfaces, indard Interface.(Text Book: 3.1 to Module-3 ime Applications: Introduction, lization of Variables and Consta r Programs, Data types, Control S p-routines, Interrupts and Device w of Real-Time Languages. (Text H Module-4 ntroduction, Real-Time Multi-Task Cask Management, Scheduler and hagement, Code Sharing, Resour Mutual Exclusion.(Text Book: 6.1 Module-5 General Introduction: Introduction | erarchical Systems. (Terarchical Systems. (Terarchical Systems. (Terarchications: Intraputers and Microce Data Transfer Teras) L1, L2 Syntax Layout and Rents, Modularity and Structures, Exception Handling, Concurrer Book: 5.1 to 5.14) L1, king OS, Scheduling Section Real-Time Clock ce Control, Task Control, Task Control, Task Control, Task Control, Specification I nd/Background Systemation Methodology, Schedulardon Methodology | Text Bool roduction ontroller echnique eadabilit Variable Handlin ncy, Rea , L2, L3 Strategie Interrup Operation Documenter em. Ward ar |

Course Outcomes: At the end of the course, students should be able to:

- Understand the fundamentals of Real time systems and its classifications.
- Understand the concepts of computer control, operating system and the suitable computer hardware requirements for real-time applications.
- Develop the software languages to meet Real time applications.
- Apply suitable methodologies to design and develop Real-Time Systems.

Text Book:

Real-Time Computer Control, by Stuart Bennet, 2nd Edn. Pearson Education. 2008.

- 1. C.M. Krishna, Kang G. Shin, "Real –Time Systems", McGraw –Hill International Editions, 1997.
- **2.** Real-Time Systems Design and Analysis, Phillip. A. Laplante, second edition, PHI, 2005.
- 3. Embedded Systems, Raj Kamal, Tata McGraw Hill, India, third edition, 2005.

| | <u>CRYPTOGRAPHY</u> | | |
|---|--|-------------------------------|----------|
| • | Semester, Electronics & Commun | | |
| | per Choice Based Credit System (| | |
| Course Code | 17EC744 | CIE Marks | 40 |
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| | 40 (08 Hours / Module) | Exam Hours | 03 |
| Lecture Hours | CREDITS – 03 | | |
| Course Objectives: 7 | This Course will enable students to: | | |
| | to understand the basics of symmetry | | cev |
| cryptography. | | netre neg una public i | icy |
| | with some basic mathematical con | cepts and pseudorand | lom |
| | tors required for cryptography. | T T | |
| 0 | ts to authenticate and protect the e | ncrypted data. | |
| | lge about Email, IP and Web securi | 51 | |
| | Module-1 | | |
| | Number Theory and Finite Fields | | |
| Fields, Finite fields GF(2 ⁿ)(Text 1: Chap | of the form GF(p), Polynomial arithmeter 3) L1, L2 Module-2 | metic, Finite fields of t | he form |
| Classical Encryptic | on Techniques: Symmetric cipher | model. Substitution | |
| | osition techniques, Steganography (| | |
| | ERS: Traditional Block Cipher stru | | n |
| Standard (DES) (Tex | kt 1: Chapter 2: Section1, 2) L1, L2 | 2 | |
| | Module-3 | | |
| SYMMETRIC CIPH | ERS: The AES Cipher. (Text 1: Cha | pter 4: Section 2. 3. 4) | |
| | equence Generators and Stream C | | |
| | Feedback Shift Registers, Design ar | | |
| Stream ciphers usir | ng LFSRs (Text 2: Chapter 16: Section | on 1, 2, 3, 4) L1, L2, | L3 |
| | | | |
| | | | |
| | Module-4 | | |
| More number theo | ry : Prime Numbers, Fermat's and E | Culer's theorem, Prima | lity |
| | mainder theorem, discrete logarithm | | |
| = | c-Key Cryptosystems: The RSA alg | | |
| | Curve Arithmetic, Elliptic Curve Cry | ptography (Text 1: Cha | apter 8, |
| Chapter 9: Section | 1, 3, 4) L1, L2, L3 | | |

Module-5

One-Way Hash Functions: Background, Snefru, N-Hash, MD4, MD5, Secure Hash Algorithm [SHA],One way hash functions using symmetric block algorithms, Using public key algorithms, Choosing a one-way hash functions, Message Authentication Codes. Digital Signature Algorithm, Discrete Logarithm Signature Scheme (Text 2: Chapter 18: Section 18.1 to 18.5, 18.7, 18.11 to 18.14 and Chapter 20: Section 20.1, 20.4) **L1, L2, L3**

Course Outcomes: After studying this course, students will be able to:

- Use basic cryptographic algorithms to encrypt the data.
- Generate some pseudorandom numbers required for cryptographic applications.
- Provide authentication and protection for encrypted data.

Text Books:

- 1. William Stallings , "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3
- 2. Bruce Schneier, "Applied Cryptography Protocols, Algorithms, and Source code in C", Wiley Publications, 2nd Edition, ISBN: 9971-51-348-X

- 1. Cryptography and Network Security, Behrouz A. Forouzan, TMH, 2007.
- 2. Cryptography and Network Security, Atul Kahate, TMH, 2003.

| | CAD for VLSI | | | | | |
|---|---|---|--|--|--|--|
| • | ster, Electronics & Commu | • | • | | | |
| [As per Choice Based Credit System (CBCS) Scheme] Course Code 17EC745 CIE Marks 40 | | | | | | |
| Number of Lecture | 03 | SEE Marks | 60 | | | |
| Hours/Week | | SEE Marks | 00 | | | |
| Total Number of | 40 (8 Hours per Module) | Exam Hours | s 03 | | | |
| Lecture Hours | | | | | | |
| | CREDITS – 03 | | | | | |
| Course Objectives: | This course will enable stude | ents to: | | | | |
| Understand va | rious stages of Physical desig | n of VLSI circu | iits | | | |
| • Know about m | apping a design problem to a | realizable algo | rithm | | | |
| Become aware | of graph theoretic, heuristic | and genetic alg | orithms | | | |
| Compare perfo | rmance of different algorithm | IS | | | | |
| | Module 1 | | | | | |
| Data Structures and | 1 Basic Algorithms: | | | | | |
| Basic terminology, | Complexity issues and NH | P-Hardness. | Examples - | | | |
| Exponential, heurist | ic, approximation and specia | l cases. Basic | Algorithms. | | | |
| Graph Algorithms for | | | | | | |
| Graph rigorithing it | or Search, spanning tree, sl | nortest path, 1 | min-cut and | | | |
| | or Search, spanning tree, sl e. Computational Geometry A | - ' | | | | |
| | e. Computational Geometry | - ' | | | | |
| max-cut, Steiner tree | e. Computational Geometry | - ' | | | | |
| max-cut, Steiner tree extended line sweep | e. Computational Geometry <i>I</i> methods. L1, L2 | Algorithms: Lin | e sweep and | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur | e. Computational Geometry A methods. L1, L2 Module 2 | Algorithms: Lin | e sweep and | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la | Algorithms: Lin yout editors, I orner-stitching | e sweep and inked list of , Multi-layer | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la method, Neighbor pointers, co | Algorithms: Lin yout editors, I orner-stitching | e sweep and inked list of , Multi-layer | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. | e. Computational Geometry A methods. L1, L2 Module 2 res . Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct | Algorithms: Lin yout editors, L orner-stitching ures. Layout | e sweep and inked list of , Multi-layer specification | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class | Algorithms: Lin yout editors, L orner-stitching ures. Layout | e sweep and inked list of Multi-layer specification in physical | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms design, Relationship | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class between graph classes, Gr | Algorithms: Lin ayout editors, L prner-stitching ures. Layout ses of graphs caph problems | e sweep and inked list of Multi-layer specification in physical in physical | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms design, Relationship design, Algorithms | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class | Algorithms: Lin ayout editors, L prner-stitching ures. Layout ses of graphs caph problems | e sweep and inked list of Multi-layer specification in physical in physical | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms design, Relationship | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class between graph classes, Gr for Interval graphs, permu | Algorithms: Lin ayout editors, L prner-stitching ures. Layout ses of graphs caph problems | e sweep and inked list of Multi-layer specification in physical in physical | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms design, Relationship design, Algorithms graphs. L1, L2 | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class between graph classes, Gr for Interval graphs, permu Module 3 | Algorithms: Lin ayout editors, L prner-stitching ures. Layout ees of graphs aph problems atation graphs | e sweep and inked list of Multi-layer specification in physical in physical and circle | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms design, Relationship design, Algorithms graphs. L1, L2 Partitioning: Probl | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class between graph classes, Gr for Interval graphs, permu <u>Module 3</u> em formulation, Design s | Algorithms: Lin ayout editors, L prner-stitching ures. Layout ses of graphs aph problems atation graphs | e sweep and inked list of Multi-layer specification in physical in physical and circle | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms design, Relationship design, Algorithms graphs. L1, L2 Partitioning: Probl | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class between graph classes, Gr for Interval graphs, permu Module 3 | Algorithms: Lin ayout editors, L prner-stitching ures. Layout ses of graphs aph problems atation graphs | e sweep and inked list of Multi-layer specification in physical in physical and circle | | | |
| max-cut, Steiner tree extended line sweep Basic Data Structur blocks, Bin-based m operations, Limitatic languages. Graph algorithms design, Relationship design, Algorithms graphs. L1, L2 Partitioning: Probl problems, Classificat | e. Computational Geometry A methods. L1, L2 Module 2 res. Atomic operations for la nethod, Neighbor pointers, co ons of existing data struct for physical design: Class between graph classes, Gr for Interval graphs, permu <u>Module 3</u> em formulation, Design s | Algorithms: Lin ayout editors, L prner-stitching ures. Layout es of graphs tation graphs atation graphs style specific s. | e sweep and inked list of Multi-layer specification in physical and circle | | | |

Floor Planning: Problem formulation, Constraint based floor planning, Rectangular dualization, Simulated evolution algorithms. **L1, L2, L3**

Pin Assignment: Problem formulation. Classification of pin assignment problems, General pin assignment problem.

Placement: Problem formulation, Classification of placement algorithms. Simulation based placement: Simulated annealing, simulated evolution, force directed placement. Partitioning based algorithms: Breur's Algorithm, Terminal propagation algorithm, Other algorithms for placement. **L1, L2, L3**

Module 5

Global Routing: Problem formulation, Classification of Global routing algorithms, Maze routing algorithms: Lee's algorithm, Soukup's algorithm and Hadlock's Algorithm, Line probe algorithms.

Detailed Routing: Problem formulation, Routing considerations, models, channel routing and switch box routing problems. General river routing problem, Single row routing problem.

Two-layer channel routing algorithms: Basic Left Edge Algorithm, Dogleg router, Symbolic router-YACR2. **L1, L2, L3**

Course Outcomes: After studying this course, students will be able to:

- Appreciate the problems related to physical design of VLSI
- Use genralized graph theoretic approach to VLSI problems
- Design Simulated Annealing and Evolutionary algorithms
- Know various approaches to write generalized algorithms

Question paper pattern:

- The question paper will have 10 full questions carrying equal marks.
- Each full question consists of 16 marks with a maximum of Three sub questions.
- There will be 2 full questions from each module covering all the topics of the module
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

Algorithms for VLSI Physical Design Automation, 3rd Ed, Naveed Sherwani, 1999 Kluwer Academic Publishers, Reprint 2009 Springer (India) Private Ltd. ISBN 978-81-8128-317-7.

DSP ALGORITHMS and ARCHITECTURE B.E., VII Semester, Electronics & Communication Engineering /Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme] **Course Code** 17EC751 **CIE Marks** 40 SEE Marks Number of Lecture 03 60 Hours/Week Total Number of 40 (8 Hours / Exam Hours 03 Lecture Hours Module) **CREDITS – 03**

Course Objectives: This course will enable students to:

- Figure out the knowledge and concepts of digital signal processing techniques.
- Understand the computational building blocks of DSP processors and its speed issues.
- Understand the various addressing modes, peripherals, interrupts and pipelining structure of TMS320C54xx processor.
- Learn how to interface the external devices to TMS320C54xx processor in various modes.
- Understand basic DSP algorithms with their implementation.

Module-1

Introduction to Digital Signal Processing:

Introduction, A Digital Signal – Processing System, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation.

Computational Accuracy in DSP Implementations:

Number Formats for Signals and Coefficients in DSP Systems, Dynamic Range and Precision, Sources of Error in DSP Implementation. **L1, L2**

Module-2

Architectures for Programmable Digital Signal – Processing Devices:

Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing. **L1**, **L2**, **L3**

Module-3

Programmable Digital Signal Processors:

Introduction, Commercial Digital Signal-processing Devices, Data Addressing Modes of TMS32OC54XX, Memory Space of TMS32OC54xx Processors, Program Control. Detail Study of TMS320C54X & 54xx Instructions and Programming, On – Chip Peripherals, Interrupts of TMS32OC54XX Processors, Pipeline Operation of TMS32OC54xx Processor. **L1, L2, L3**

Module-4

Implementation of Basic DSP Algorithms:

Introduction, The Q – notation, FIR Filters, IIR Filters, Interpolation and Decimation Filters (one example in each case).

Implementation of FFT Algorithms:

Introduction, An FFT Algorithm for DFT Computation, Overflow and Scaling, Bit – Reversed Index. Generation & Implementation on the TMS32OC54xx. **L1, L2, L3**

Module-5

Interfacing Memory and Parallel I/O Peripherals to Programmable DSP Devices: Introduction, Memory Space Organization, External Bus Interfacing Signals. Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and I/O Direct Memory Access (DMA).

Interfacing and Applications of DSP Processors:

Introduction, Synchronous Serial Interface, A CODEC Interface Circuit, DSP Based Bio-telemetry Receiver, A Speech Processing System, An Image Processing System. **L1, L2, L3**

Course Outcomes: At the end of this course, students would be able to

- Comprehend the knowledge and concepts of digital signal processing techniques.
- Apply the knowledge of DSP computational building blocks to achieve speed in DSP architecture or processor.
- Apply knowledge of various types of addressing modes, interrupts, peripherals and pipelining structure of TMS320C54xx processor.
- Develop basic DSP algorithms using DSP processors.
- Discuss about synchronous serial interface and multichannel buffered serial port (McBSP) of DSP device.
- Demonstrate the programming of CODEC interfacing.

Text Book:

"Digital Signal Processing", Avatar Singh and S. Srinivasan, Thomson Learning, 2004.

- 1. "Digital Signal Processing: A practical approach", Ifeachor E. C., Jervis B. W Pearson-Education, PHI, 2002.
- 2. "Digital Signal Processors", B Venkataramani and M Bhaskar, TMH, 2nd, 2010
- 3. "Architectures for Digital Signal Processing", Peter Pirsch John Weily, 2008

IoT & WIRELESS SENSOR NETWORKS B.E., VII Semester, Electronics & Communication Engineering /Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme] **Course Code** 17EC752 **CIE Marks** 40 Number of Lecture 03 **SEE Marks** 60 Hours/Week Total Number of 40 (8 Hours / Exam Hours 03 **Lecture Hours** Module) **CREDITS - 03**

Course Objectives: This course will enable students to:

- Understand various sources of IoT & M2M communication protocols.
- Describe Cloud computing and design principles of IoT.
- Become aware of MQTT clients, MQTT server and its programming.
- Understand the architecture and design principles of WSNs.
- Enrich the knowledge about MAC and routing protocols in WSNs.

Module-1

Overview of Internet of Things: IoT Conceptual Framework, IoT Architectural View, Technology Behind IoT, Sources of IoT,M2M communication, Examples of IoT. Modified OSI Model for the IoT/M2M Systems, data enrichment, data consolidation and device management at IoT/M2M Gateway, web communication protocols used by connected IoT/M2M devices, Message communication protocols (CoAP-SMS, CoAP-MQ, MQTT,XMPP) for IoT/M2M devices. **L1, L2**

Module-2

Architecture and Design Principles for IoT: Internet connectivity, Internet-based communication,IPv4, IPv6,6LoWPAN protocol, IP Addressing in the IoT, Application layer protocols: HTTP, HTTPS,FTP,TELNET and ports.

Data Collection, Storage and Computing using a Cloud Platform: Introduction, Cloud computing paradigm for data collection, storage and computing, Cloud service models, IoT Cloud- based data collection, storage and computing services using Nimbits. **L1, L2**

Module-3

Prototyping and Designing Software for IoT Applications: Introduction, Prototyping Embedded device software, Programming Embedded Device Arduino Platform using IDE, Reading data from sensors and devices, Devices, Gateways, Internet and Web/Cloud services software development.

Programming MQTT clients and MQTT server. Introduction to IoT privacy and security. Vulnerabilities, security requirements and threat analysis, IoT Security Tomography and layered attacker model. **L1, L2, L3**

Overview of Wireless Sensor Networks:

Challenges for Wireless Sensor Networks, Enabling Technologies for Wireless Sensor Networks.

Architectures: Single-Node Architecture - Hardware Components, Energy Consumption of Sensor Nodes, Operating Systems and Execution Environments, Network Architecture-Sensor Network Scenarios, Optimization Goals and Figures of Merit, Design principles for WSNs, Service interfaces of WSNs Gateway Concepts. **L1, L2, L3**

Module-5

Communication Protocols:

Physical Layer and Transceiver Design Considerations, MAC Protocols for Wireless Sensor Networks, Low Duty Cycle Protocols And Wakeup Concepts - S-MAC, The Mediation Device Protocol, Wakeup Radio Concepts, Contention based protocols(CSMA,PAMAS), Schedule based protocols (LEACH, SMACS, TRAMA) Address and Name Management in WSNs, Assignment of MAC Addresses, Routing Protocols-Energy-Efficient Routing, Geographic Routing, Hierarchical networks by clustering. L1, L2, L3

Course Outcomes: At the end of the course, students will be able to:

- Describe the OSI Model for the IoT/M2M Systems.
- Understand the architecture and design principles for IoT.
- Learn the programming for IoT Applications.
- Identify the communication protocols which best suits the WSNs.

Text Books:

- 1. Raj Kamal, "Internet of Things-Architecture and design principles", McGraw Hill Education.
- 2. Holger Karl & Andreas Willig, "Protocols And Architectures for Wireless Sensor Networks", John Wiley, 2005.
- 3. Feng Zhao & Leonidas J. Guibas, "Wireless Sensor Networks- An Information Processing Approach", Elsevier, 2007.

- 1. Kazem Sohraby, Daniel Minoli, & Taieb Znati, "Wireless Sensor Networks-Technology, Protocols, And Applications", John Wiley, 2007.
- 2. Anna Hac, "Wireless Sensor Network Designs", John Wiley, 2003.

| | PATTERN RECOGNITION | | | | | |
|--|---|--|---|--|--|--|
| B.E., VII Semest | er, Electronics & Communicati | on Engineering/ | | | | |
| | Felecommunication Engineerin | | | | | |
| | [As per Choice Based Credit System (CBCS) Scheme] | | | | | |
| Course Code | 17EC753 | CIE Marks | 40 | | | |
| Number of Lecture | 03 | SEE Marks | 60 | | | |
| Hours/Week | | | | | | |
| Total Number of Lecture Hours | 40 (8 Hours / Module) | Exam Hours | 03 | | | |
| | CREDITS - 03 | | | | | |
| Course Objectives: The ob | pjectives of this course are to: | | | | | |
| • Introduce mathematica | al tools needed for Pattern Recogr | nition | | | | |
| • Impart knowledge about | ut the fundamentals of Pattern Re | ecognition. | | | | |
| Provide knowledge of reproblems | ecognition, decision making and | statistical learning | 5 | | | |
| - | und non-parametric techniques, s | upervised learning | g and | | | |
| clustering concepts of p | | 1 | ···· | | | |
| <u> </u> | | | | | | |
| Technoda attant. Termonton | Module-1 | mon Fostare V | tono cristi | | | |
| | ce of pattern recognition, Featu | - | • | | | |
| | nsupervised, and Semi-supervise | | | | | |
| | scriminant Functions and Decisi | | Siali FDF | | | |
| and Bayesian Classificatio | n for Normal Distributions. L1, | | | | | |
| | Module-2 | | | | | |
| | d Dimensionality Reduction: In | | | | | |
| | Fransformation, Singular Value D | _ | - | | | |
| | oduction only). Nonlinear Dimen | sionality Reductio | n, kernel | | | |
| PCA. L1, L2 | Module-3 | | | | | |
| Estimation of Unknown | Probability Density Function | ma Movimum I | | | | |
| | | | ilzelihood | | | |
| Parameter Estimation M | | | | | | |
| | <i>l</i> aximum a Posteriori Probabi | ility estimation, | Bayesian | | | |
| Interference, Maximum Er | Maximum a Posteriori Probabi ntropy Estimation, Mixture Mod | ility estimation, | Bayesian | | | |
| | Maximum a Posteriori Probabi ntropy Estimation, Mixture Mode . L1, L2, L3 | ility estimation, | Bayesian | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. | Maximum a Posteriori Probabi ntropy Estimation, Mixture Mode . L1, L2, L3 Module-4 | ility estimation, els, Naive-Bayes (| Bayesian Classifier, | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro | Maximum a Posteriori Probabi ntropy Estimation, Mixture Mode . L1, L2, L3 Module-4 oduction, Linear Discriminant | ility estimation, els, Naive-Bayes (Functions and | Bayesian Classifier, Decision | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept | Maximum a Posteriori Probabi ntropy Estimation, Mixture Mode . L1, L2, L3 Module-4 | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S | Bayesian Classifier, Decision | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode . L1, L2, L3 Module-4 oduction, Linear Discriminant tron Algorithm, Mean Square H | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S | Bayesian Classifier, Decision | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode . L1, L2, L3 Module-4 oduction, Linear Discriminant tron Algorithm, Mean Square H prithm, Sum of Error Estimate. L | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S 1, L2, L3 | Bayesian Classifier, Decision Stochastic | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: Th | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode . L1, L2, L3 Module-4 oduction, Linear Discriminant tron Algorithm, Mean Square H orithm, Sum of Error Estimate. L Module-5 | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S 1, L2, L3 | Bayesian Classifier, Decision Stochastic | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: Th | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode L1, L2, L3 Module-4 oduction, Linear Discriminant fron Algorithm, Mean Square H orithm, Sum of Error Estimate. L Module-5 Ne XOR Problem, The two Layer tion Algorithm, Basic Concepts of | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S 1, L2, L3 | Bayesian Classifier, Decision Stochastic | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: Th Perceptron, Back propagat to Clustering, Proximity M | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode L1, L2, L3 Module-4 oduction, Linear Discriminant fron Algorithm, Mean Square H orithm, Sum of Error Estimate. L Module-5 Ne XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S 1, L2, L3 r Perceptron, Thro of Clustering, Intro | Bayesian Classifier, Decision Stochastic | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: Th Perceptron, Back propagat to Clustering, Proximity M Course outcomes: At the e | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode L1, L2, L3 Module-4 oduction, Linear Discriminant tron Algorithm, Mean Square H orithm, Sum of Error Estimate. L Module-5 Ne XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 end of the course, students will b | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S A, L2, L3 r Perceptron, Thro of Clustering, Intro e able to: | Bayesian Classifier, Decision Stochastic | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: Th Perceptron, Back propagat to Clustering, Proximity M Course outcomes: At the e • Identify areas where Pa | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode L1, L2, L3 Module-4 oduction, Linear Discriminant fron Algorithm, Mean Square H orithm, Sum of Error Estimate. L Module-5 Ne XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S A, L2, L3 r Perceptron, Thro of Clustering, Intro e able to: | Bayesian Classifier Decision Stochastic ee Layer oduction | | | |
| Interference, Maximum Er The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: Th Perceptron, Back propagat to Clustering, Proximity M Course outcomes: At the e Identify areas where Pa solution. | Maximum a Posteriori Probabi htropy Estimation, Mixture Mode L1, L2, L3 Module-4 oduction, Linear Discriminant tron Algorithm, Mean Square H orithm, Sum of Error Estimate. L Module-5 Ne XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 end of the course, students will b attern Recognition and Machine L | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S 1, L2, L3 r Perceptron, Thro of Clustering, Intro- e able to: Learning can offer | Bayesian Classifier Decision Stochastic ee Layer oduction | | | |
| Interference, Maximum Err The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: The Perceptron, Back propagat to Clustering , Proximity M Course outcomes: At the err solution. Describe the strength at | Maximum a Posteriori Probabi htropy Estimation, Mixture Model Module-4 oduction, Linear Discriminant tron Algorithm, Mean Square H brithm, Sum of Error Estimate. L Module-5 te XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 end of the course, students will b attern Recognition and Machine L and limitations of some technique | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S A, L2, L3 C Perceptron, Thro of Clustering, Intro- e able to: earning can offer es used in computa | Bayesian Classifier, Decision Stochastic ee Layer oduction a | | | |
| Interference, Maximum Err The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: Th Perceptron, Back propagat to Clustering , Proximity M Course outcomes: At the e Identify areas where Pa solution. Describe the strength a Machine Learning for c | Maximum a Posteriori Probabilitation de Antropy Estimation, Mixture Modeler Module-4 oduction, Linear Discriminant fron Algorithm, Mean Square Horithm, Sum of Error Estimate. L Module-5 Module-5 Me XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 end of the course, students will b attern Recognition and Machine I and limitations of some technique classification, regression and dense | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S 1, L2, L3 r Perceptron, Thro of Clustering, Intro e able to: earning can offer es used in computa sity estimation pro | Bayesian Classifier, Decision Stochastic ee Layer oduction a ational | | | |
| Interference, Maximum Err The Nearest Neighbor Rule. Linear Classifiers: Intro- Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: The Perceptron, Back propagat to Clustering, Proximity M Course outcomes: At the error solution. Describe the strength a Machine Learning for con- Describe genetic algorithm | Maximum a Posteriori Probabil htropy Estimation, Mixture Model Module-4 oduction, Linear Discriminant fron Algorithm, Mean Square H brithm, Sum of Error Estimate. L Module-5 The XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 end of the course, students will b attern Recognition and Machine I and limitations of some technique classification, regression and densite thms, validation methods and sat | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S A, L2, L3 r Perceptron, Three of Clustering, Intro- e able to: earning can offer es used in computa- sity estimation pro- mpling techniques | Bayesian Classifier, Decision tochastic ee Layer oduction a ational oblems | | | |
| Interference, Maximum Err The Nearest Neighbor Rule. Linear Classifiers: Intro Hyperplanes, The Percept Approximation of LMS Algo Nonlinear Classifiers: The Perceptron, Back propagat to Clustering , Proximity M Course outcomes: At the error solution. Describe the strength a Machine Learning for c Describe genetic algorit Describe and model da | Maximum a Posteriori Probabilitation de Antropy Estimation, Mixture Modeler Module-4 oduction, Linear Discriminant fron Algorithm, Mean Square Horithm, Sum of Error Estimate. L Module-5 Module-5 Me XOR Problem, The two Layer tion Algorithm, Basic Concepts of teasures. L1, L2, L3 end of the course, students will b attern Recognition and Machine I and limitations of some technique classification, regression and dense | ility estimation, els, Naive-Bayes (Functions and Error Estimate, S A, L2, L3 r Perceptron, Three of Clustering, Intro- e able to: earning can offer es used in computa- sity estimation pro- mpling techniques | Bayesian Classifier, Decision Stochastic ee Layer oduction a ational oblems | | | |

Text Book:

Pattern Recognition: Sergios Theodoridis, Konstantinos Koutroumbas, Elsevier India Pvt. Ltd (Paper Back), 4th edition.

- 1. The Elements of Statistical Learning: Trevor Hastie, Springer-Verlag New York, LLC (Paper Back), 2009.
- 2. Pattern Classification: Richard O. Duda, Peter E. Hart, David G. Stork. John Wiley & Sons, 2012.
- **3.** Pattern Recognition and Image Analysis Earl Gose: Richard Johnsonbaugh, Steve Jost, ePub eBook.

ADVANCED COMPUTER ARCHITECTURE B.E., VII Semester, Electronics & Communication Engineering /Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| [] | | | · / ·································· |
|-------------------|---------------|------------|--|
| Course Code | 17EC754 | CIE Marks | 40 |
| Number of Lecture | 03 | SEE Marks | 60 |
| Hours/Week | | | |
| Total Number of | 40 (8 Hours / | Exam Hours | 03 |
| Lecture Hours | Module) | | |
| | | | |

CREDITS – 03

Course Objectives: This course will enable students to:

- Understand the various parallel computer models and conditions of parallelism
- Explain the control flow, dataflow and demand driven machines
- Study CISC, RISC, superscalar, VLIW and multiprocessor architectures
- Understand the concept of pipelining and memory hierarchy design
- Explain cache coherence protocols.

Module-1

Parallel Computer Models: The state of computing, Classification of parallel computers, Multiprocessors and multicomputer, Multivectors and SIMD computers. **Program and Network Properties:** Conditions of parallelism, Data and resource Dependences, Hardware and software parallelism, Program partitioning and scheduling, Grain Size and latency. **L1, L2**

Module-2

Program flow mechanisms: Control flow versus data flow, Data flow Architecture, Demand driven mechanisms, Comparisons of flow mechanisms.

Principles of Scalable Performance: Performance Metrics and Measures, Parallel Processing Applications, Speedup Performance Laws, Scalability Analysis and Approaches. **L1, L2, L3**

Module-3

Speedup Performance Laws: Amdhal's law, Gustafson's law, Memory bounded speed up model, Scalability Analysis and Approaches.

Advanced Processors: Advanced processor technology, Instruction-set Architectures, CISC Scalar Processors, RISC Scalar Processors, Superscalar Processors, VLIW Architectures. **L1, L2, L3**

Module-4

Pipelining: Linear pipeline processor, nonlinear pipeline processor, Instruction pipeline Design, Mechanisms for instruction pipelining, Dynamic instruction scheduling, Branch Handling techniques, branch prediction, Arithmetic Pipeline Design.

Memory Hierarchy Design: Cache basics & cache performance, reducing miss rate and miss penalty, multilevel cache hierarchies, main memory organizations, design of memory hierarchies. **L1, L2, L3**

Module-5

Multiprocessor Architectures: Symmetric shared memory architectures, distributed shared memory architectures, models of memory consistency, cache coherence protocols (MSI, MESI, MOESI), scalable cache coherence, overview of directory based approaches, design challenges of directory protocols, memory based directory protocols, cache based directory protocols. **L1, L2, L3**

Course Outcomes: At the end of the course, the students will be able to:

- Explain parallel computer models and conditions of parallelism
- Differentiate control flow, dataflow, demand driven mechanisms
- Explain the principle of scalable performance
- Discuss advanced processors architectures like CISC, RISC, superscalar and VLIW
- Understand the basics of instruction pipelining and memory technologies
- Explain the issues in multiprocessor architectures

Question paper pattern:

The question paper will have ten questions.

- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module. The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

Kai Hwang, "Advanced computer architecture"; TMH.

- 1. Kai Hwang and Zu, "Scalable Parallel Computers Architecture"; MGH.
- 2. M.J Flynn, "Computer Architecture, Pipelined and Parallel Processor Design"; Narosa Publishing.
- 3. D.A.Patterson, J.L.Hennessy, "Computer Architecture : A quantitative approach"; Morgan Kauffmann Feb, 2002.

SATELLITE COMMUNICATION B.E., VII Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC755 | CIE Marks | 40 | |
|--------------------|---------------|------------|----|--|
| Number of Lecture | 03 | SEE Marks | 60 | |
| Hours/Week | | | | |
| Total Number of | 40 (8 Hours / | Exam Hours | 03 | |
| Lecture Hours | Module) | | | |
| CREDITS – 03 | | | | |

Course Objectives: This course will enable students to

• Understand the basic principle of satellite orbits and trajectories.

- Study of electronic systems associated with a satellite and the earth station.
- Understand the various technologies associated with the satellite communication.
- Focus on a communication satellite and the national satellite system.
- Study of satellite applications focusing various domains services such as remote sensing, weather forecasting and navigation.

Module-1

Satellite Orbits and Trajectories: Definition, Basic Principles, Orbital parameters, Injection velocity and satellite trajectory, Types of Satellite orbits, Orbital perturbations, Satellite stabilization, Orbital effects on satellite's performance, Eclipses, Look angles: Azimuth angle, Elevation angle. **L1, L2**

Module-2

Satellite subsystem: Power supply subsystem, Attitude and Orbit control, Tracking, Telemetry and command subsystem, Payload.

Earth Station: Types of earth station, Architecture, Design considerations, Testing, Earth station Hardware, Satellite tracking. **L1, L2**

Module-3

Multiple Access Techniques: Introduction, FDMA (No derivation), SCPC Systems, MCPC Systems, TDMA, CDMA, SDMA.

Satellite Link Design Fundamentals: Transmission Equation, Satellite Link Parameters, Propagation considerations. **L1, L2, L3**

Module-4

Communication Satellites: Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Terrestrial Networks, Satellite Telephony, Satellite Television, Satellite radio, Regional satellite Systems, National Satellite Systems. **L1, L2**

Module-5

Remote Sensing Satellites: Classification of remote sensing systems, orbits, Payloads, Types of images: Image Classification, Interpretation, Applications.

Weather Forecasting Satellites: Fundamentals, Images, Orbits, Payloads, Applications.

Navigation Satellites: Development of Satellite Navigation Systems, GPS system, Applications. L1, L2, L3

Course Outcomes: At the end of the course, the students will be able to:

- Describe the satellite orbits and its trajectories with the definitions of parameters associated with it.
- Describe the electronic hardware systems associated with the satellite subsystem and earth station.
- Describe the various applications of satellite with the focus on national satellite system.
- Compute the satellite link parameters under various propagation conditions with the illustration of multiple access techniques.

Text Book:

Anil K. Maini, Varsha Agrawal, Satellite Communications, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.

- Dennis Roddy, Satellite Communications, 4th Edition, McGraw- Hill International edition, 2006
- Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2nd Edition, Wiley India Pvt. Ltd , 2017, ISBN: 978-81-265-0833-4

<u>ADVANCED COMMUNICATION LAB</u> B.E., VII Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code 17ECL76 | CIE Marks | 40 |
|--|------------|----|
| Number of Lecture01HrTutorial (Instructions)Hours/Week+ 02 Hours Laboratory = 03 | SEE Marks | 60 |
| RBT Levels L1, L2, L3 | Exam Hours | 03 |

CREDITS – 02

Course objectives: This course will enable students to:

- Design and demonstrate the digital modulation techniques
- Demonstrate and measure the wave propagation in microstrip antennas
- Characteristics of microstrip devices and measurement of its parameters.
- Model an optical communication system and study its characteristics.
- Simulate the digital communication concepts and compute and display various parameters along with plots/figures.

Laboratory Experiments

PART-A: Following Experiments No. 1 to 4 has to be performed using discrete components.

- 1. Time Division Multiplexing and Demultiplexing of two bandlimited signals.
- 2. ASK generation and detection
- 3. FSK generation and detection
- 4. PSK generation and detection
- 5. Measurement of frequency, guide wavelength, power, VSWR and attenuation in microwave test bench.
- 6. Measurement of directivity and gain of microstrip dipole and Yagi antennas.

7. Determination of

- a. Coupling and isolation characteristics of microstrip directional coupler.
- b. Resonance characteristics of microstrip ring resonator and computation of dielectric constant of the substrate.
- c. Power division and isolation of microstrip power divider.
- 8. Measurement of propagation loss, bending loss and numerical aperture of an optical fiber.

PART-B: Simulation Experiments using SCILAB/MATLAB/Simulink or LabView

- 1. Simulate NRZ, RZ, half-sinusoid and raised cosine pulses and generate eye diagram for binary polar signaling.
- 2. Simulate the Pulse code modulation and demodulation system and display the waveforms.
- 3. Simulate the QPSK transmitter and receiver. Plot the signals and its constellation diagram.
- **4.** Test the performance of a binary differential phase shift keying system by simulating the non-coherent detection of binary DPSK.

Course outcomes: On the completion of this laboratory course, the students will be able to:

- Determine the characteristics and response of microwave devices and optical waveguide.
- Determine the characteristics of microstrip antennas and devices and compute the parameters associated with it.
- Simulate the digital modulation schemes with the display of waveforms and computation of performance parameters.
- Design and test the digital modulation circuits/systems and display the waveforms.

Conduct of Practical Examination:

- All laboratory experiments are to be considered for practical examination.
- For examination one question from **PART-A** and one question from **PART-B or** only one question from **PART-B** experiments based on the complexity, to be set.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.


VLSI LAB

B.E., VII Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17ECL77 | CIE Marks | 40 |
|--|---|--|-------------|
| lumber of Lecture | | SEE Marks | 60 |
| Iours/Week | + 02 Hours Laboratory = 03 | | |
| RBT Levels | L1, L2, L3 | Exam Hours | 03 |
| | | | |
| | CREDITS – 02 | | |
| • | This course will enable students to: | | |
| - | D tool and understand the flow of the F | 0 | n cycle. |
| - | S and Parasitic Extraction of the variou | 6 | in leinlean |
| 0 | ulate the various basic CMOS analog c a converters using design abstraction o | | i in nigner |
| | ulate the various basic CMOS digital ci | - | in higher |
| 0 | lers and shift registers using design ab | | ini ingitei |
| | | T, T | |
| | | | |
| - | e conducted using any of the follow | 0 | design |
| ools: Cadence/Sy | nopsis/Mentor Graphics/Microwind | | |
| | Laboratory Experiments | | |
| | PART - A | | |
| | ASIC-DIGITAL DESIGN | | |
| iv. Basic/ur v. Flip flop vi. Serial & vii. 4-bit cou | ssion Gate niversal gates -RS, D, JK, MS, T Parallel adder inter [Synchronous and Asynchronou ive approximation register [SAR] | s counter] | |
| | | | |

| PART - B |
|---|
| ANALOG DESIGN |
| Design an Inverter with given specifications**, completing the design flow mentioned below: a. Draw the schematic and verify the following |
| 2. Design the (i) Common source and Common Drain amplifier and (ii) A Single Stage differential amplifier, with given specifications**, completing the design flow mentioned below: a. Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design. |
| 3. Design an op-amp with given specification** using given differential amplifier Common source and Common Drain amplifier in library*** and completing the design flow mentioned below: a. Draw the schematic and verify the following DC Analysis AC Analysis Transient Analysis b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design. |
| 4. Design a 4 bit R-2R based DAC for the given specification and completing the design flow mentioned using given op-amp in the library***. a. Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis b. Draw the Layout and verify the DRC, ERC |

5. For the SAR based ADC mentioned in the figure below draw the mixed signal schematic and verify the functionality by completing ASIC Design FLOW. [Specifications to GDS-II]



* An appropriate constraint should be given.

- ** Appropriate specification should be given.
- *** Applicable Library should be added & information should be given to the Designer.

Course outcomes: On the completion of this laboratory course, the students will be able to:

- Write test bench to simulate various digital circuits.
- Interpret concepts of DC Analysis, AC Analysis and Transient Analysis in analog circuits.
- Design and simulate basic CMOS circuits like inverter, common source amplifier and differential amplifiers.
- Use basic amplifiers and further design higher level circuits like operational amplifier and analog/digital converters to meet desired parameters.
- Use transistors to design gates and further using gates realize shift registers and adders to meet desired parameters.

Conduct of Practical Examination:

- All laboratory experiments are to be included for practical examination.
- For examination, one question from **PART-A** and one question from **PART-B** to be set.
- Students are allowed to pick one experiment from the lot.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

B.E E&C EIGTH SEMESTER SYLLABUS

WIRELESS CELLULAR and LTE 4G BROADBAND B.E., VIII Semester, Electronics & Communication Engineering/ **Telecommunication Engineering** [As per Choice Based Credit System (CBCS) Scheme] **Course Code** 17EC81 **CIE Marks** 40 Number of 04 SEE Marks 60 Lecture Total Number 50 (10 Hours / Module) Exam Hours 03 **CREDITS – 04**

Course Objectives: This course will enable students to:

- Understand the basics of LTE standardization phases and specifications.
- Explain the system architecture of LTE and E-UTRAN, the layer of LTE, based on the use of OFDMA and SC-FDMA principles.
- Analyze the role of LTE radio interface protocols to set up, reconfigure and release the Radio Bearer, for transferring the EPS bearer.
- Analyze the main factors affecting LTE performance including mobile speed and transmission bandwidth.

Module – 1

Key Enablers for LTE features: OFDM, Single carrier FDMA, Single carrier FDE, Channel Dependent Multiuser Resource Scheduling, Multi antenna Techniques, IP based Flat network Architecture, LTE Network Architecture. (Sec 1.4-1.5 of Text).

Wireless Fundamentals: Cellular concept, Broadband wireless channel (BWC), Fading in BWC, Modeling BWC – Empirical and Statistical models, Mitigation of Narrow band and Broadband Fading (Sec 2.2 – 2.7of Text). **L1, L2**

Module – 2

Multicarrier Modulation: OFDM basics, OFDM in LTE, Timing and Frequency Synchronization, PAR, SC-FDE (Sec 3.2 – 3.6 of Text).

OFDMA and SC-FDMA:OFDM with FDMA,TDMA,CDMA, OFDMA, SC-FDMA, OFDMA and SC-FDMA in LTE (Sec 4.1 – 4.3, 4.5 of Text).

Multiple Antenna Transmission and Reception: Spatial Diversity overview, Receive Diversity, Transmit Diversity, Interference cancellation and signal enhancement, Spatial Multiplexing, Choice between Diversity, Interference suppression and Spatial Multiplexing (Sec 5.1 – 5.6 of Text). **L1, L2**

Module – 3

Overview and Channel Structure of LTE: Introduction to LTE, Channel Structure of LTE, Downlink OFDMA Radio Resource, Uplink SC-FDMA Radio Resource(Sec 6.1 – 6.4 of Text).

Downlink Transport Channel Processing: Overview, Downlink shared

channels, Downlink Control Channels, Broadcast channels, Multicast channels, Downlink physical channels, H-ARQ on Downlink(Sec 7.1 – 7.7 of Text). **L1, L2**

Module – 4

Uplink Channel Transport Processing: Overview, Uplink shared channels, Uplink Control Information, Uplink Reference signals, Random Access Channels, H-ARQ on uplink (Sec 8.1 – 8.6 of Text).

Physical Layer Procedures: Hybrid – ARQ procedures, Channel Quality Indicator CQI feedback, Precoder for closed loop MIMO Operations, Uplink channel sounding, Buffer status Reporting in uplink, Scheduling and Resource Allocation, Cell Search, Random Access Procedures, Power Control in uplink(Sec 9.1-9.6, 9.8, 9.9, 9.10 Text). **L1, L2**

Module – 5

Radio Resource Management and Mobility Management:

PDCP overview, MAC/RLC overview, RRC overview, Mobility Management, Intercell Interference Coordination (Sec 10.1 – 10.5 of Text). **L1, L2**

Course Outcomes: At the end of the course, students will be able to:

- Understand the system architecture and the functional standard specified in LTE 4G.
- Analyze the role of LTE radio interface protocols and EPS Data convergence protocols to set up, reconfigure and release data and voice from users.
- Demonstrate the UTRAN and EPS handling processes from set up to release including mobility management for a variety of data call scenarios.
- Test and Evaluate the Performance of resource management and packet data processing and transport algorithms.

Text Book:

Arunabha Ghosh, Jan Zhang, Jefferey Andrews, Riaz Mohammed, 'Fundamentals of LTE', Prentice Hall, Communications Engg. and Emerging Technologies.

- LTE for UMTS Evolution to LTE-Advanced' Harri Holma and Antti Toskala, Second Edition - 2011, John Wiley & Sons, Ltd. Print ISBN: 9780470660003.
- 'EVOLVED PACKET SYSTEM (EPS) ; THE LTE AND SAE EVOLUTION OF 3G UMTS' by Pierre Lescuyer and Thierry Lucidarme, 2008, John Wiley & Sons, Ltd. Print ISBN:978-0-470-05976-0.
- 'LTE The UMTS Long Term Evolution ; From Theory to Practice' by Stefania Sesia, Issam Toufik, and Matthew Baker, 2009 John Wiley & Sons Ltd, ISBN 978-0-470-69716-0.

| | | and NETWORKS | • |
|---|--|---|---|
| • | mester, Electronic | | |
| <u>As per</u> Course Code | Choice Based Cree 17EC82 | CIE Marks | 40 |
| Number of | 172082 | | |
| Lecture | 4 | SEE Marks | 60 |
| Hours/Week | • | | |
| Total Number of Lecture Hours | 50(10 Hours / Module) | Exam Hours | 03 |
| | | TS - 04 | |
| Course Objectives: | This course will en | able students to: | |
| modes of light pr Understand the t Study of optical of networks. Learn the network | cransmission charac components and its | cteristics and loss applications in o cal fiber and und | |
| | | ule -1 | |
| - | ength, Mode field d crystal fibers. (Tex | iameter, effective | ex fibers, Single mode refractive index. Fiber |
| Transmission ch | | | Attenuation, Materia |
| absorption losses, bend loss, Dispe Multimode step ind | Linear scattering lo ersion, Chromatic lex fiber. nnectors: Fiber al | osses, Nonlinear s dispersion, In ignment and join | acattering losses, Fiber atermodal dispersion nt loss, Fiber splices |
| | Mod | ule -3 | |
| Emitting diodes: LE and LED Power, Me | Energy Bands, I ED Structures, Ligh odulation. Laser D ternal Quantum E | Direct and India t Source Material iodes: Modes and Afficiency, Resona | rect Bandgaps, Light s, Quantum Efficiency Threshold conditions ant frequencies, Laser asers. |
| Photodetectors: If Detector response t | • • • | of Photodiodes, | Photodetector noise |
| - | Optical Receiver r sensitivity, Quant | - | r sources, Front End L1, L2 |

WDM Concepts and Components: Overview of WDM: Operational Principles of WDM, WDM standards, Mach-Zehnder Interferometer Multiplexers, Isolators and Circulators, Fiber grating filters, Dielectric Thin-Film Filters, Diffraction Gratings, Active Optical Components, Tunable light sources,

Optical amplifiers: Basic application and Types, Semiconductor optical amplifiers, Erbium Doped Fiber Amplifiers, Raman Amplifiers, Wideband Optical Amplifiers. (Text 1) **L1, L2**

Module -5

Optical Networks: Optical network evolution and concepts: Optical networking terminology, Optical network node and switching elements, Wavelength division multiplexed networks, Public telecommunication network overview. Optical network transmission modes, layers and protocols: Synchronous networks, Asynchronous transfer mode, OSI reference model, Optical transport network, Internet protocol, Wavelength routing networks: Routing and wavelength assignment, Optical switching networks: Optical circuit switched networks, packet switched networks, Multiprotocol Label Switching, Optical burst switching networks, Optical network deployment: Long-haul networks, Metropoliton area networks, Access networks, Local area networks. (Text 2) **L1, L2**

Course Outcomes: At the end of the course, students will be able to:

- 1. Classification and working of optical fiber with different modes of signal propagation.
- 2. Describe the transmission characteristics and losses in optical fiber communication.
- 3. Describe the construction and working principle of optical connectors, multiplexers and amplifiers.
- 4. Describe the constructional features and the characteristics of optical sources and detectors.
- 5. Illustrate the networking aspects of optical fiber and describe various standards associated with it.

Text Books:

- 1. Gerd Keiser , Optical Fiber Communication, 5th Edition, McGraw Hill Education(India) Private Limited, 2015. ISBN:1-25-900687-5.
- John M Senior, Optical Fiber Communications, Principles and Practice, 3rd Edition, Pearson Education, 2010, ISBN:978-81-317-3266-3

Reference Book:

Joseph C Palais, Fiber Optic Communication, Pearson Education, 2005, ISBN:0130085103

| MICR | O ELECTRO MECHANICA | LSYSTEMS | | | |
|--|-------------------------------------|-------------------|--------------|--|--|
| | ter, Electronics & Commu | | ering/ | | |
| | Felecommunication Engin | - | | | |
| [As per Choice Based Credit System (CBCS) Scheme]Course Code17EC831CIE Marks40 | | | | | |
| Number of Lecture | 03 | SEE Marks | 60 | | |
| Hours/Week | 00 | GEE MAIKS | | | |
| Total Number of | 40 (8 Hours per Module) | Exam Hours | 03 | | |
| Lecture Hours | io (o moulo por moulo) | | | | |
| | CREDITS - 03 | | | | |
| Course Objectives: | This course will enable stud | ents to: | | | |
| • | erview of microsystems, thei | | l | | |
| application area | as. | | | | |
| Working princip | oles of several MEMS device | s. | | | |
| • Develop mather | natical and analytical mode | ls of MEMS devid | ces. | | |
| • Know methods | to fabricate MEMS devices. | | | | |
| Various applica | tion areas where MEMS dev | vices can be used | l. | | |
| | Module 1 | | | | |
| Overview of MEMS | and Microsystems: MEMS | and Microsyste | em, Typical | | |
| | systems Products, Evolu | | | | |
| Microsystems and | | | Nature of | | |
| 5 | urization. Applications and | 1 0 | | | |
| | Module 2 | · · · · | | | |
| Working Principles | s of Microsystems: In | troduction, Mi | crosensors, | | |
| Microactuation, MI | EMS with Microactuate | ors, Microacce | lerometers, | | |
| Microfluidics. | | | | | |
| | | | | | |
| • • | ce for Microsystems I | • | | | |
| Introduction, Molecu | llar Theory of Matter an | d Inter-molecul | lar Forces, | | |
| Plasma Physics, Elect | • | | | | |
| | Module 3 | | | | |
| • • | nics for Microsystems D | • | - | | |
| 6 | es, Mechanical Vibration, 7 | | | | |
| , | m Mechanics, Overview | on Finite Elem | ent Stress | | |
| Analysis. L1, L2, L3 | | | | | |
| | Module 4 | | | | |
| Scaling Laws in M | liniaturization: Introducti | on, Scaling in | Geometry, | | |
| Scaling in Rigid-Body | Dynamics, Scaling in Elec | trostatic Forces, | , Scaling in | | |
| Fluid Mechanics, Sca | ling in Heat Transfer. L1, 2 | L2, L3 | | | |
| | Module 5 | | | | |

Overview of Micromanufacturing: Introduction, Bulk Micromanufacturing, Surface Micromachining, The LIGA Process, Summary on Micromanufacturing. **L1, L2**

Course Outcomes: After studying this course, students will be able to:

- Appreciate the technologies related to Micro Electro Mechanical Systems.
- Understand design and fabrication processes involved with MEMS devices.
- Analyse the MEMS devices and develop suitable mathematical models
- Know various application areas for MEMS device

Text Book:

Tai-Ran Hsu, MEMS and Micro systems: Design, Manufacture and Nanoscale Engineering, 2nd Ed, Wiley.

- 1. Hans H. Gatzen, Volker Saile, JurgLeuthold, Micro and Nano Fabrication: Tools and Processes, Springer, 2015.
- 2. Dilip Kumar Bhattacharya, Brajesh Kumar Kaushik, Microelectromechanical Systems (MEMS), Cenage Learning.

| <u>SPEECH PROCESSING</u> B.E., VIII Semester, Electronics & Communication Engineering/ | | | | | | |
|---|--------------------------|------------|----|--|--|--|
| Telecommunication Engineering | | | | | | |
| [As per Choice Based Credit System (CBCS) Scheme] | | | | | | |
| Course Code | 17EC832 | CIE Marks | 40 | | | |
| Number of Lecture Hours/Week | 03 | SEE Marks | 60 | | | |
| Total Number of Lecture Hours | 40 (8 Hours / Module) | Exam Hours | 03 | | | |
| CREDITS – 03 | | | | | | |

Course Objectives: This course enables students to:

- Introduce the models for speech production
- Develop time and frequency domain techniques for estimating speech parameters
- Introduce a predictive technique for speech compression
- Provide fundamental knowledge required to understand and analyse speech recognition, synthesis and speaker identification systems.

Module-1

Fundamentals of Human Speech Production: The Process of Speech Production, Short-Time Fourier Representation of Speech, The Acoustic Theory of Speech Production, Lossless Tube Models of the Vocal Tract, Digital Models for Sampled Speech Signals. **L1, L2**

Module-2

Time-Domain Methods for Speech Processing: Introduction to Short-Time Analysis of Speech, Short-Time Energy and Short-Time Magnitude, Short-Time Zero-Crossing Rate, The Short-Time Autocorrelation Function, The Modified Short-Time Autocorrelation Function, The Short-Time Average Magnitude Difference Function. **L1, L2**

Module-3

Frequency Domain Representations: Discrete-Time Fourier Analysis, Short-Time Fourier Analysis, Spectrographic Displays, Overlap Addition(OLA),Method of Synthesis, Filter Bank Summation(FBS) Method of Synthesis, Time-Decimated Filter Banks, Two-Channel Filter Banks, Implementation of the FBS Method Using the FFT, OLA Revisited, Modifications of the STFT. **L1, L2**

Module-4

The Cepstrum and Homomorphic Speech Processing: Homomorphic Systems for Convolution, Homomorphic Analysis of the Speech Model, Computing the Short-Time Cepstrum and Complex Cepstrum of Speech, Homomorphic Filtering of Natural Speech, Cepstrum Analysis of All-Pole Models, Cepstrum Distance Measures. L1, L2, L3

Module-5

Linear Predictive Analysis of Speech Signals: Basic Principles of Linear Predictive Analysis, Computation of the Gain for the Model, Frequency Domain Interpretations of Linear Predictive Analysis, Solution of the LPC Equations, The Prediction Error Signal, Some Properties of the LPC Polynomial A(z), Relation of Linear Predictive Analysis to Lossless Tube Models, Alternative Representations of the LP Parameters. L1, L2, L3

Course outcomes: Upon completion of the course, students will be able to:

- Model speech production system and describe the fundamentals of speech.
- Extract and compare different speech parameters.
- Choose an appropriate speech model for a given application.
- Analyse speech recognition, synthesis and speaker identification systems

Text Book:

Theory and Applications of Digital Speech Processing-Rabiner and Schafer, Pearson Education 2011

- 1. **Fundamentals of Speech Recognition-** Lawrence Rabiner and Biing-Hwang Juang, Pearson Education, 2003.
- 2. Speech and Language Processing-An Introduction to Natural Language Processing, Computational Linguistics, and Speech Recognition- Daniel Jurafsky and James H Martin, Pearson Prentice Hall 2009.

RADAR ENGINEERING B.E., VIII Semester, Electronics & Communication Engineering/ Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme]

| Course Code | 17EC833 | CIE Marks | 40 | |
|-------------------|-----------------------|------------|----|--|
| Number of Lecture | 03 | SEE Marks | 60 | |
| Hours/Week | | | | |
| Total Number of | 40 (8 Hours / Module) | Exam Hours | 03 | |
| Lecture Hours | | | | |
| CREDITS – 03 | | | | |

Course objectives: This course will enable students to:

- Understand the Radar fundamentals and analyze the radar signals.
- Understand various technologies involved in the design of radar transmitters and receivers.
- Learn various radars like MTI, Doppler and tracking radars and their comparison

Module-1

Basics of Radar: Introduction, Maximum Unambiguous Range, Radar Waveforms, Definitions with respect to pulse waveform - PRF, PRI, Duty Cycle, Peak Transmitter Power, Average transmitter Power.

Simple form of the Radar Equation, Radar Block Diagram and Operation, Radar Frequencies, Applications of Radar, The Origins of Radar, Illustrative Problems. (Chapter 1 of Text) **L1, L2, L3**

Module-2

The Radar Equation: Prediction of Range Performance, Detection of signal in Noise, Minimum Detectable Signal, Receiver Noise, SNR, Modified Radar Range Equation, Envelope Detector — False Alarm Time and Probability, Probability of Detection, **Radar Cross Section of Targets:** simple targets – sphere, cone-sphere, Transmitter Power, PRF and Range Ambiguities, System Losses (qualitative treatment), Illustrative Problems. (Chapter 2 of Text, Except 2.4, 2.6, 2.8 & 2.11) **L1, L2, L3**

Module-3

MTI and Pulse Doppler Radar: Introduction, Principle, Doppler Frequency Shift, Simple CW Radar, Sweep to Sweep subtraction and Delay Line Canceler, MTI Radar with – Power Amplifier Transmitter, Delay Line Cancelers — Frequency Response of Single Delay- Line Canceler, Blind Speeds, Clutter Attenuation, MTI Improvement Factor, N- Pulse Delay-Line Canceler,

Digital MTI Processing – Blind phases, I and Q Channels, Digital MTI Doppler signal processor, Moving Target Detector- Original MTD. (Chapter 3: 3.1, 3.2, 3.5, 3.6 of Text) **L1, L2, L3**

Tracking Radar:

Module-4

Tracking with Radar- Types of Tracking Radar Systems, Monopulse Tracking-Amplitude Comparison Monopulse (one-and two-coordinates), Phase Comparison Monopulse.

Sequential Lobing, Conical Scan Tracking, Block Diagram of Conical Scan Tracking Radar, Tracking in Range, Comparison of Trackers. (Chapter 4: 4.1, 4.2, 4.3 of Text) **L1, L2, L3**

Module-5

The Radar Antenna: Functions of The Radar Antenna, Antenna Parameters, Reflector Antennas and Electronically Steered Phased array Antennas. (Chapter 9: 9.1, 9.2 9.4,

9.5 of Text)

Radar Receiver: The Radar Receiver, Receiver Noise Figure, Super Heterodyne Receiver, Duplexers and Receivers Protectors, Radar Displays. (Chapter 11 of Text) **L1, L2, L3**

Course outcomes: At the end of the course, students will be able to:

- Understand the radar fundamentals and radar signals.
- Explain the working principle of pulse Doppler radars, their applications and limitations
- Describe the working of various radar transmitters and receivers.
- Analyze the range parameters of pulse radar system which affect the system performance

Text Book:

Introduction to Radar Systems- Merrill I Skolink, 3e, TMH, 2001.

- 1. Radar Principles, Technology, Applications Byron Edde, Pearson Education, 2004.
- 2. Radar Principles Peebles. Jr, P.Z. Wiley. New York, 1998.
- 3. Principles of Modem Radar: Basic Principles Mark A. Rkhards, James A. Scheer, William A. HoIm. Yesdee, 2013

| B.E. VIII Sem | MACHINE LEARNING | | | | |
|--|---|---|---|--|--|
| | ester, Electronics & Commu | nication Engineeri | ng/ | | |
| Telecommunication Engineering [As per Choice Based Credit System (CBCS) Scheme] | | | | | |
| Course Code | 17EC834 | CIE Marks | 40 | | |
| Number of Lecture | 03 | SEE Marks | 60 | | |
| Hours/Week | | | | | |
| Total Number of Lecture Hours | 40 (8 Hours / Module) | Exam Hours | 03 | | |
| | CREDITS – 03 | | | | |
| Course Objectives: This | course will enable students to | 0: | | | |
| • Introduce some co | ncepts and techniques that ar | e core to Machine L | earning. | | |
| Understand learning | ng and decision trees. | | | | |
| Acquire knowledge learning. | e of neural networks, Bayesian | techniques and ins | stant based | | |
| Understand analyt | ical learning and reinforced le | earning. | | | |
| | Module-1 | | | | |
| • • • | arning systems, Perspectives didate Elimination Algorithm, | - | - 0 | | |
| | Module-2 | | | | |
| Decision Tree and AN Inductive bias in decision | N: Decision Tree Representa | | pace Search | | |
| Perceptrons, Multilayer I | Networks and Back Propagatic | | | | |
| Perceptrons, Multilayer I | | | | | |
| Bayesian and Comput Learning, Maximum Like | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description http://www.mainelihood.com/page/2014/2014/2014/2014/2014/2014/2014/2014 | on Algorithms. L1, 1 eorem, Bayes Theor Length Principle, B | rem Concept | | |
| Bayesian and Comput Learning, Maximum Like Classifier, Gibbs Algorith | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description am, Naïve Bayes Classifier. L1 Module-4 | on Algorithms. L1, 1 eorem, Bayes Theor Length Principle, B . , L2 | i.2 rem Concep ayes Optima | | |
| Bayesian and Comput Learning, Maximum Like Classifier, Gibbs Algorith Instant Based Learning Locally Weighted Regress | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description m, Naïve Bayes Classifier. L1 Module-4 g and Learning set of rules: sion, Radial Basis Functions, G gorithms, Learning Rule Set | on Algorithms. L1, 1 eorem, Bayes Theor Length Principle, B L, L2 K- Nearest Neighbo Case-Based Reason | rem Concept ayes Optima our Learning ing. | | |
| Bayesian and Compute Learning, Maximum Like Classifier, Gibbs Algorith Instant Based Learning Locally Weighted Regress Sequential Covering Alg | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description m, Naïve Bayes Classifier. L1 Module-4 g and Learning set of rules: sion, Radial Basis Functions, G gorithms, Learning Rule Set | on Algorithms. L1, 1 eorem, Bayes Theor Length Principle, B L, L2 K- Nearest Neighbo Case-Based Reason | rem Concep ayes Optima our Learning ing. | | |
| Bayesian and Comput Learning, Maximum Like Classifier, Gibbs Algorith Instant Based Learning Locally Weighted Regress Sequential Covering Alg Learning Sets of First Or Analytical Learning | Networks and Back Propagation Module-3 Ational Learning: Bayes The elihood, Minimum Description am, Naïve Bayes Classifier. L1 Module-4 g and Learning set of rules: sion, Radial Basis Functions, G gorithms, Learning Rule Set der Rules. L1, L2 Module-5 and Reinforced Learning arning, Inductive-Analytical | on Algorithms. L1 , I eorem, Bayes Theor Length Principle, B ., L2 K- Nearest Neighbo Case-Based Reasoni s, Learning First (Perfect Domain | rem Concep ayes Optima our Learning ing. Order Rules | | |
| Bayesian and Comput Learning, Maximum Like Classifier, Gibbs Algorith Instant Based Learning Locally Weighted Regress Sequential Covering Alg Learning Sets of First Or Analytical Learning Explanation Based Lea Reinforcement Learning. Course outcomes: At th | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description am, Naïve Bayes Classifier. L1 Module-4 g and Learning set of rules: sion, Radial Basis Functions, of gorithms, Learning Rule Set der Rules. L1, L2 Module-5 and Reinforced Learning arning, Inductive-Analytical L1, L2 e end of the course, students | on Algorithms. L1 , I corem, Bayes Theor Length Principle, B ., L2 K- Nearest Neighbor Case-Based Reasoni s, Learning First of Perfect Domain Approaches, FOCL should be able to: | rem Concep ayes Optima our Learning ing. Order Rules | | |
| Bayesian and Comput Learning, Maximum Like Classifier, Gibbs Algorith Instant Based Learning Locally Weighted Regress Sequential Covering Alg Learning Sets of First Or Analytical Learning Explanation Based Lea Reinforcement Learning. Course outcomes: At th • Understand the co | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description im, Naïve Bayes Classifier. L1 Module-4 g and Learning set of rules: sion, Radial Basis Functions, of gorithms, Learning Rule Set der Rules. L1, L2 Module-5 and Reinforced Learning arning, Inductive-Analytical L1, L2 e end of the course, students re concepts of Machine learning | on Algorithms. L1 , I eorem, Bayes Theor Length Principle, B ., L2 K- Nearest Neighbor Case-Based Reason s, Learning First (: Perfect Domain Approaches, FOCL should be able to: ng. | rem Concep ayes Optima our Learning ing. Order Rules n Theories, Algorithm, | | |
| Bayesian and Comput Learning, Maximum Like Classifier, Gibbs Algorith Instant Based Learning Locally Weighted Regress Sequential Covering Alg Learning Sets of First Or Analytical Learning Explanation Based Lea Reinforcement Learning. Course outcomes: At th • Understand the co • Appreciate the und | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description im, Naïve Bayes Classifier. L1 Module-4 g and Learning set of rules: sion, Radial Basis Functions, of gorithms, Learning Rule Set der Rules. L1, L2 Module-5 and Reinforced Learning urning, Inductive-Analytical L1, L2 e end of the course, students re concepts of Machine learning lerlying mathematical relation | on Algorithms. L1 , I eorem, Bayes Theor Length Principle, B ., L2 K- Nearest Neighbor Case-Based Reason s, Learning First (: Perfect Domain Approaches, FOCL should be able to: ng. | rem Concep ayes Optima our Learning ing. Order Rules n Theories, Algorithm, | | |
| Bayesian and Compute Learning, Maximum Like Classifier, Gibbs Algorith Instant Based Learning Locally Weighted Regress Sequential Covering Alg Learning Sets of First Or Analytical Learning Explanation Based Lea Reinforcement Learning. Course outcomes: At th • Understand the co • Appreciate the und Machine Learning | Networks and Back Propagation Module-3 ational Learning: Bayes The elihood, Minimum Description im, Naïve Bayes Classifier. L1 Module-4 g and Learning set of rules: sion, Radial Basis Functions, of gorithms, Learning Rule Set der Rules. L1, L2 Module-5 and Reinforced Learning urning, Inductive-Analytical L1, L2 e end of the course, students re concepts of Machine learning lerlying mathematical relation | on Algorithms. L1 , I eorem, Bayes Theor Length Principle, B ., L2 K- Nearest Neighbor Case-Based Reasonis s, Learning First of Perfect Domain Approaches, FOCL should be able to: ng. | rem Concep ayes Optima our Learning ing. Order Rules n Theories, Algorithm, | | |

Text Book:

Machine Learning-Tom M. Mitchell, McGraw-Hill Education, (Indian Edition), 2013.

- 1. **Introduction to Machine Learning-** Ethem Alpaydin, 2nd Ed., PHI Learning Pvt. Ltd., 2013.
- 2. **The Elements of Statistical Learning-**T. Hastie, R. Tibshirani, J. H. Friedman, Springer; 1st edition, 2001.

NETWORK AND CYBER SECURITY B.E., VIII Semester, Electronics & Communication Engineering [As per Choice Based credit System (CBCS) Scheme] Course Code 17EC835

| Number of Lecture | 03 | SEE Marks | 60 | | |
|-------------------|-------------------------|------------|----|--|--|
| Hours/Week | | | | | |
| Total Number of | 40 (8 Hours per Module) | Exam Hours | 03 | | |
| Lecture Hours | | | | | |
| ODEDITS 02 | | | | | |

CREDITS – 03

Course Objectives: This course will enable students to:

- Know about security concerns in Email and Internet Protocol.
- Understand cyber security concepts.
- List the problems that can arise in cyber security.
- Discuss the various cyber security frame work.

Module-1

Transport Level Security: Web Security Considerations, Secure Sockets Layer, Transport Layer Security, HTTPS, Secure Shell (SSH) (Text 1: Chapter 15). **L1, L2**

Module-2

E-mail Security: Pretty Good Privacy, S/MIME, Domain keys identified mail (Text 1: Chapter 17). **L1, L2**

Module-3

IP Security: IP Security Overview, IP Security Policy, Encapsulation Security Payload (ESP), Combining security Associations Internet Key Exchange. Cryptographic Suites(Text 1: Chapter 18.) **L1, L2**

Module-4

Cyber network security concepts: Security Architecture, antipattern: signature based malware detection versus polymorphic threads, document driven certification and accreditation, policy driven security certifications. Refactored solution: reputational, behavioural and entropy based malware detection.

The problems: cyber antipatterns concept, forces in cyber antipatterns, cyber anti pattern templates, cyber security antipattern catalog (Text-2: Chapter1 & 2). **L1, L2, L3**

Module-5

Cyber network security concepts contd. :

Enterprise security using Zachman framework

Zachman framework for enterprise architecture, primitive models versus composite models, architectural problem solving patterns, enterprise workshop, matrix mining, mini patterns for problem solving meetings.

Case study: cyber security hands on – managing administrations and root accounts, installing hardware, reimaging OS, installing system protection/ antimalware, configuring firewalls (Text-2: Chapter 3 & 4). **L1, L2, L3**

Course Outcomes: After studying this course, students will be able to:

- Explain network security protocols
- Understand the basic concepts of cyber security
- Discuss the cyber security problems
- Explain Enterprise Security Framework
- Apply concept of cyber security framework in computer system administration

Text Books:

- 1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3.
- 2. Thomas J. Mowbray, "Cyber Security Managing Systems, Conducting Testing, and Investigating Intrusions", Wiley.

- 1. Cryptography and Network Security, Behrouz A. Forouzan, TMH, 2007.
- 2. Cryptography and Network Security, Atul Kahate, TMH, 2003.